# EPBCTIUN MAGMNS <br> Ancuace Fop 

Soluringines
Edit or Willamtang

## Melbourne House



# SPECTRUM MACHINE LANGUAGE FOR THE ABSOLUTE BEGINNER 

Edited by William Tang

Published in the United Kingdom by: Melbourne House (Publishers) Ltd., Church Yard, Tring, Hertfordshire HP23 5LU ISBN 0861611101

Published in Australia by:
Melbourne House (Australia) Pty. Ltd., Suite 4, 75 Palmerston Crescent, South Melbourne, Victoria 3205.

Published in the United States of America by:
Melbourne House Software Inc.,
347 Reedwood Drive,
Nashville TN 37217.

## Copyright (c) 1982 Beam Software

The terms Sinclair, ZX, ZX80, ZX81, ZX Spectrum, ZX Microdrive, ZX Interface, ZX Net, Microdrive, Microdrive Cartridge, ZX Printer and ZX Power Supply are all Trademarks of Sinclair Research Limited.

All rights reserved. This book is copyright. No part of this book may be copied or stored by any means whatsoever whether mechanical or electronic, except for private or study use as defined in the Copyright Act. All enquiries should be addressed to the publishers.

## Contents

## Finding Your way around Machine Language:

The Beginning ..... 5
Basic Machine Language Concepts ..... 11
The Way Computers Count ..... 18
How Information is Represented ..... 24
A Look into the CPU ..... 30
This is All Very Well ... ..... 39
How the CPU Uses its Limbs ..... 43
Counting Off Numbers on One Hand ..... 51
Flags and their Uses ..... 58
Counting Up and Down ..... 64
One Handed Arithmetic ..... 69
Logical Operators ..... 75
Coping with Two Handed Numbers ..... 79
Manipulating Numbers with Two Hands ..... 83
Manipulating the Stack ..... 91
Two fisted arithmetic ..... 95
Loops and Jumps ..... 99
Use of Subroutines ..... 106
Block Operations ..... 109
Instructions That are Less Frequently Used
Register Exchanges ..... 115
Bit, Set and Reset ..... 117
Rotates and Shifts ..... 119
In and Out ..... 122
BCD Representation ..... 126
Interrupts ..... 127
Restarts ..... 128
Programming Your Spectrum
Planning Your Program ..... 130
Features of the Spectrum ..... 135
Monitor Programs
EZ-Code Machine Language Editor ..... 145
HexLoad Machine Code Monitor ..... 155
The FREEWAY FROG Program
Program Design ..... 161
Stage 1 - Data base ..... 164
Stage 2 - Initialisation ..... 172
Stage 3 - Regular Traffic ..... 176
Stage 4 - Police Car ..... 181
Stage 5 - The Frog ..... 185
Stage 6 - Control ..... 190
Appendices:
Spectrum key Input Table ..... 227
Screen display Map ..... 228
Character set Table ..... 229
Decimal/Hexadecimal conversions ..... 230
Falg Operations Summary ..... 234
Z80 Instructions by op-code ..... 236
Z80 Instructions by mnemonics ..... 240

## The Beginning

This book is designed as an introduction to the field of machine and assembly language programming for the "Sinclair ZX Spectrum."

It may be that you are coming to this book with no clear idea of what machine language programming is all about.

You may not even know what machine language is. You may not even be aware that there is a difference between machine language and assembly language, nor indeed how they differ from programming in BASIC.

Don't worry, and don't be frightened by the jargon - we will explain everything step by step.

First, let us look at the way a computer operates:


What this diagram aims to show is that there is a barrier between the programmer and the brain of the Spectrum, the Central Processing Unit. It is not possible under normal processing for the programmmer to tell the Central Processing Unit - usually referred to as the CPU - what to do.

In the Sinclair machines, the CPU chosen is the Z80A chip, which is a faster version of the popular $Z 80$ chip. There are 4 chips $-Z 80$, 6502 , 6809, and 8088 - which have become widely accepted as CPUs for microcomputers. The $Z 80$ is by far the most popular chip.

I am sure it comes as no surprise to learn that the $Z 80 \mathrm{~A}$ does not understand a word of 'BASIC'! Indeed no CPU has been designed so that we can communicate directly with the brain of the computer.

If you think about it for long enough, you will realise that it would be very difficult, if not impossible, in any case to give a chip in a computer an instruction that would make any sense to a human. Take the top off your Sinclair (if you dare!) and have a look at the chip nearest to the speaker - this is the Z80A CPU. Obviously this chip in your computer can only respond to electrical signals that are passed on to it by the rest of the circuitry!

What is Machine Language?

The $Z 80$ chip has been designed in such a way that it can accept signals simultaneously from eight of the pins connected to it.

The designers of the $Z 80$ chip constructed it in such a way that different combinations of signals to the $Z 80$ chip along these eight pins would 'instruct' the $Z 80$ to perform different functions.

Keeping in mind that what is really happening are electrical signals, let's adopt a convention to represent these signals - for example showing a 'l' if there is a signal to one of the pins, or a 'O'if there is no signal.

A typical instruction might therefore look something like: 001111100

Quite a long way from something like
'Let $\mathrm{A}=\mathrm{A}+\mathrm{l}^{\prime}$,
for example, isn't it!
Nonetheless, this is what machine language is all about. The name says it all! It is a language for machines. Each manufacturer of the different chips has designed a different 'language' for its products!

At this stage you may be asking yourself - if this is what machine language is all about, why bother? Why not accept the benefits of someone else's work which allows me to program the computer in a language I can easily understand, such as BASIC or COBOL?

The reason is because of the main benefits of machine language which are:

* FASTER EXECUTION OF THE PROGRAM
* MORE EFFICIENT USE OF MEMORY
* SHORTER PROGRAMS (in memory)
* FREEDOM FROM THE OPERATING SYSTEM

All of the above benefits are a direct result of programming in a language that the CPU can understand without having to have it translated first. When you program in BASIC, the operating system is the machine language program that is really being run by the machine. The program is something like:

Next Look at next instruction Translate it into a series of machine language instructions
Perform each instruction
Store the result if required
Go to Next again

If you are wondering where the computer finds this program, the operating system, it is in the ROM. In other words, it is built into the Spectrum. (ROM is the abbreviation for Read Only Memory, memory locations whose content you cannot change, but can only be read/PEEKed.)

Programming in BASIC can be up to 60 times slower than a program written directly in machine language!

This is because translation takes time, and also the resulting machine language instructions generated usually are less efficient. Similarly, it is usually faster to drive yourself than to take public transport; you can take shortcuts you know, instead of following the public transport route which needs to cater for the GENERAL public CASE.

Nonetheless, we would have to be among the first to admit that programming in machine language does have drawbacks.

The main disadvantage of machine language are:

> * PROGRAMS ARE DIFFICULT TO READ AND DEBUG
> * IMPOSSIBLE TO ADAPT TO OTHER COMPUTERS
> * LONGER PROGRAMS (in instructions)
> * ARITHMETIC CALCULATIONS DIFFICULT

This means that you must make a very conscious decision of which programming method you should use for each particular application.

A very long program for financial applications should be written in a language designed to deal with numbers and one in which programs can be easily modified if required.

On the other hand there is nothing quite so bad as an arcade game written in BASIC - when you get down to it, it is just too slow.

Your own needs, the amount of memory in your computer, the response time required, the time available for development, and so on will determine your choice of programming language.

Thus, in summary, machine language is a series of commands which the CPU can understand and which can be represented by numbers.

What is Assembly Language?

Quite obviously if machine language could only be represented by numbers, very few people would be able to write programs in machine language.

After all, who could make sense of a program which looked like
00100001
00000000
01000000
etc...

Fortunately, we can invent a series of names for each of these numbers. Assembly Language is just such a representation of Machine Language so that it can be read by humans in a form that is easier to understand than
01110111.

There is only one difference between Assembly Language and Machine Language: Assembly Language is one level higher than Machine Language. It is more easily read by humans than Machine Language, but on the other hand, computers can't read Assembly Language.

It is not an adaptation of Machine Language such as BASIC. For each Assembly Language instruction there is an identical (in function) Machine Language instruction, and vise versa. ie. there is a ONE-TO-ONE relationship between them. We can therefore say that Assembly Language is EQUIVALENT to Machine Language.

Assembly Language makes use of mnemomics (or abbreviations) to enhance readability. For example at this stage, the instruction INC HL
may not mean much to you, but at least you can read it. If you were told that 'INC' is a standard abbreviation (or mnemonic) for INCrease and that HL is a 'variable', then by simply looking at that instruction you can get a feel for what is happening.

The same instruction in Machine Language is

$$
\begin{array}{lllllllll}
0 & 0 & 1 & 0 & 0 & 0 & 1 & 1
\end{array}
$$

Now obviously you can also "read" that instruction in the sense that you can read the number, but it isn't going to mean much to you unless you have a table to look up or when your brain is functioning almost like a computer.

Assembly Language can be converted directly to machine code by a program or by you. Such a program is called an ASSEMBLER. You can see this as a program which performs the rather boring task of translating your assembly language program into a sequence of machine language instructions that the Spectrum will understand. And we understand that an ASSEMBLER for the ZX Spectrum is already available.

Nonetheless, such assemblers typically require 6 K of memory, and are therefore of limited use on a 16 K machine. The Spectrum display takes up 7 K of memory, and after loading the Assembler you may have only 4 K of memory left for your assembly language program. (This will means about $1 / 2 \mathrm{~K}$ of machine language program).

The alternative to an Assembler program is for you to do the translation of the assembly language mnemonics into machine language by hand, using the tables provided in this book.

It's hard, it's frustrating at first, it's inconvenient, but it's wonderful practice and gives you a great insight into the way the Spectrum CPU works.

We would in fact recommend that you try writing short machine language programs in this way - ie writing them in assembly language and translating it into machine language by hand - before buying an Assembler program.


CPU
The central processing unit of the computer. This is the chip that does the controlling and calculating work in the computer.

Machine Language
The language understood by the CPU. For the Spectrum's CPU, this is the $Z 80$ machine language which is made up of about 200 'instructions'.

## BASIC language

A computer language designed to be intelligible to humans. When a computer executes a command in BASIC, it needs to translate this command into a series of machine language commands. BASIC programs are therefore considerably slower than machine language programs but easier to write.

Assembly Language
The human shorthand representation of the machine language instructions so that each of the latter instructions can be understood more easily. For example, HALT is the assembly language equivalent of the machine language instruction 0111101100.

Assembler Program
A program that translates assembly language instructions (easily read and understood by human) into machine language instructions (which can be understood by the computer eg the Spectrum).

Read Only Memory (ROM)
A long machine language program usually known as FIRMWARE; a program that has been FIRMLY built into the hardware of the computer; it will remain there even when the power is off. For the Spectrum, the ROM is in $Z 80$ machine code, and was written specifically for it. The ROM of Spectrum occupies from memory locations 0 to 16383. You can only refer to the contents of these locations, unlike the rest of memory which you can refer to and change as desired.

## BASIC Machine Language Concepts

WHAT IS THE CPU?

If we want to communicate with the computer we have to know what sort of commands it will accept and what language the brains of the machine (the CPU) talks.

Unless we know what sort of information the CPU understands we can't really instruct the computer to perform remarkable tasks from being a chess partner to an accountant looking after our accounts.

The CPU is no big mystery. I like to think of the CPU as a lonely little fellow, sitting in the middle of your Spectrum, being ask to do things all the time.

Especially calculations.

But the poor fellow doesn't even have a piece of paper and pencil to keep track of what is happening. How does he do it?

The design of the CPU:

At this stage, I should probably tell you about the way that the designers of the $Z 80$ see things, and how the CPU is supposed to handle them. The CPU has been designed to do extremely simple tasks only, but he is able to do those tasks very quickly.

We mentioned above that the CPU doesn't even have pencil and paper, and that is part of the design of the CPU. Any number he can't remember or keep track of has to go in a box for safe keeping.

Let us look at one example - say you want the CPU to work out the time in NEW YORK, knowing the time in LONDON.

Now given that the CPU doesn't know anything, first of all you have to tell it what the time in London is: say $10 o^{\prime}$ clock. The CPU has nowhere to keep this information and doesn't know what you will ask it to do next, so it puts that information away in a box, say box \#1.

Then you have to tell it the time difference between New York and London, say five hours earlier, and it puts that away in box \#2.

Comes the time for calculations, it races across to box \#1, gets the number, goes to box \#2, performs the calculation, and puts the result away, say in box \#3.

$$
10-5=5
$$

The answer of course is 5 o'clock.

All of this racing between boxes, adding, substracting and so on would be extremely tedious if the CPU had to do it all in its head, so it does exactly what you or $I$ would do - it counts on its fingers and toes.

The CPU's hands and feet are called Registers.

The 280 chip in your Spectrum is remarkable in that it has a lot of hands and toes - but we will get to that later.

To illustrate how exactly the CPU calculates the time difference in the above exercise, let's call one of the CPU's hands 'HAND A". How does the CPU manipulate the contents of the box \#1 and box \#2?

The following sequence is pretty close to what the CPU would actually do given the above instructions

* Count out the value of box \#1 on the fingers of Hand $A$;
* Subtract the contents of box \#2 from what he has already on his fingers;
* Look at the value on the fingers of Hand $A$ and store it in box \#3.

Now if this is what truly happens, there are some pretty phenomenal conclusions to be drawn from this:

1. The CPU would not be able to deal with a number like 11.53 - it could only deal in whole numbers.
2. The CPU would be limited in its calculations to whatever number it could count on its fingers.

This is indeed true.

The main consolatín however is that the CPU has a lot of hands and feet and can count on each of them separately, and that it can count to 255 using only the 8 fingers of Hand A.

We will deal in the next chapter with the details of how the CPU can count up to more than 8 on each hand while we can only manage 10 using two hands! Suffice it to say that each hand can count to 255 and each foot can be used to count to over 64,000!

The time difference exercise above has still not been represented
in anything like the language the CPU understands - all we have done is describe the processes.

To let you have an early look into the exciting part of machine language programming, let's now use mnemonics (Abbreviations) to instruct the CPU at each step:

SETTING UP:
LD (BOX \#1), 10 ;Load box 1 with 10
LD (BOX \#2), 5 ;load box 2 with 5

CALCULATIONS :
LD A, (BOX \#1) ;load A with box 1 contents
SUB A, (BOX \#2) ;subtract contents of box 2
STORING THE RESULT:
LD (BOX \#3), A load box 3 with A value

These instructions may seem a little terse at first, but after all, mnemonics are mnemonics.
"LD" is an abbreviation for LOAD so that
LD A,1
for example, would mean load $A$ with 1 : that is count off 'one' on
the fingers of hand $A$.

We also use a rather clever image in these mnemonics by the use of brackets: THE BRACKETS ARE USED TO INDICATE WE WISH TO DEAL WITH THE CONTENTS OF WHATEVER IS INSIDE THE BRACKETS.

It should be fairly easy to remember this on a visual basis because brackets do look like they are meant to indicate a container.

So running through the mnemonics above, we load the contents of Box \#1 and \#2 with 10 and 5, ...etc... to get the final result of 5 in box \#3.

All of this is fairly simple to follow and $I$ am sure you can understand that while you are doing this calculation, the numbers on Hand "A" are used to represent the time in New York. A minute later they may be used to represent the number of employees in a company, and at some other time how much money you have.

If you are used to the concept of variables from your BASIC programming, you must leave that behind in machine language programming.

The fingers of Hand "A" are not a variable in the same sense as in a BASIC program. They are merely what the CPU uses to count with.

ONE OF THE BIG DIFFERENCES IN PROGRAMMING IN MACHINE LANGUAGE AND PROGRAMMING IN BASIC IS THIS LACK OF VARIABLES.

You may realise that you can think of the BOXES we use to store information as being similar to BASIC variables if we gave each one a name.

Yes, you are absolutely correct, but these are not variables either. They can be immensely useful and perform similar storage purposes to variables, but bear in mind that these boxes are no more than memory locations set aside for a specific purpose.

The way the CPU copes with negative numbers is different, and we will look into that later.

What if the CPU runs out of hands?:

I should mention here that you would probably find the CPU a very strange looking fellow were you to meet him in the street.

His hands have eight fingers each, and he has eight hands! He only has two feet, but each foot has 16 toes, and he is extremely agile with his toes!

He is therefore well suited for the large number of calculations he is required to do, keeping track of all the numbers on his fingers and toes.

Nonetheless, it is possible that in some cases the CPU will not have enough hands to do the calculation it wishes to perform, or that for one reason or other the programmer will wish the CPU to stop in the middle of calculation to do something else.

The CPU can't just put the information away in boxes, because then it would have to keep some hands free just to keep track of which boxes it put the information in!

The $Z 80$ CPU gets away with using a stack, which is one of those tall spiky things that some people keep on their desks to store bills, spare notes, etc. I am sure you have seen those stacks, where you spike one piece of paper on, and then the next one, and so on. It's a great filing system if you want the top piece of paper only, but very inconvenient if you want one in the middle, because you have to riffle through all the pieces of paper on the stack.

As it happens, it's a very convenient system for the CPU because it ever only needs to look at the top piece of information.

Whenever an interruption causes the CPU to stop doing its calculations, it PUSHes all the information it has on its hands onto the STACK, and as soon as the interruption is over, it POPs the top bits off, and continues with its work.

In computer terminology, we call this spike a "STACK". When we put a piece of information on the stack, we "PUSH" it on, and when we get it off, we "POP" it off.

All kinds of information can be "PUSH"ed and "POP"ed on and off the stack - for example in the middle of a complex calculation the CPU may wish to save all the information on its many hands and feet, and this would then involve many separate "PUSH"es. To retrieve the information, there then needs to be many separate "POP"s.

For reasons best know to the designers of the Z80, our CPU likes to keep the stack stuck to the ceiling. This means that the more information is "PUSH"ed onto the stack, the further the stack grows downwards.

The main advantage of using the stack to store temporary bits of information is that the CPU does not need to remember which box the information is in - it knows it is the last piece of information "PUSH'ed on the stack. Naturally it needs to be a little bit organised if there are many bits of information to be PUSHed and POPed.

What can the CPU do?:

I think it's worth considering at this stage the type of instructions that the designers thought it would be useful to have built into the $Z 80$ chip.

Because the CPU has to be able to keep track of all its calculations on its fingers and toes, there are only two kinds of numbers the CPU can deal with:

* one handed numbers - ie numbers you can count on one hand
* two handed numbers - ie numbers you can count off on two hands.
You may find this difficult to believe, but the CPU cannot deal with numbers larger than those it can count on two hands!

The types of instructions the CPU can perform are also very limited:

```
* counting off numbers on one hand
* counting off numbers on two hands
* adding, subtracting, increasing, decreasing,
        or comparing one handed numbers
    * adding, subtracting, increasing or
        decreasing two handed` numbers
    * various manipulations on one handed
        numbers - eg making the number negative
    * making the CPU skip to another part of
        the program
    * trying to communicate one handed numbers
        to and from the outside world.
```

I am sure you will agree that this is a very limited set of instructions, and yet using only such limited instructions you can get the CPU to play chess, or to work out your wages!

Note that even such simple instructions as multiplication do not exist! If you need to multiply two numbers in machine language you have to write a program to do so.

This is why writing programs in machine language is so much slower than writing programs in BASIC - you can only do things in tiny little steps.


```
SUMMARY:
```

Registers
The CPU has a number of registers it can use for calculations. Eight of these can be thought of as the CPU's hands, and two of these can be thought of as the CPU's feet. Each 'hand' has eight 'fingers', while each 'foot' has 16 'fingers'.

## Memory Locations

The CPU can transfer information from its hands into or from any other other hand, and into or from memory.

Specific memory locations can be set aside by the programmer to represent specific information.

The Stack
The CPU can use the stack to transfer information the programmer may wish to store temporarily. Information is transferred to the stack by PUSHing the information on, and is retrieved by POPping the information off.

## Possible Instructions

The kinds of instructions the CPU is able to perform are only the simplest type of information transfer and simple arithmetic calculations. All programs must be made up of series of these simple instructions.

## The Way Computers Count

We mentioned previously that the CPU was able to count to 255 using only eight fingers. How can this be when with 10 fingers we can only manage to count to 10 ?

It is certainly not because computers are smarter (they aren't) but because the CPU is more organised in its information than we are: why should raising your index finger have the same value ( $=$ ' $l^{\prime}$ ) as having your little finger raised?

It seems obvious that if you so wished you could represent two different numbers in this way.

It is very much the same sort of thing as realising that the number 001 is different from the number 100. The plain truth is that humans are not very efficient in the use of fingers for counting.

The CPU understands that not having a finger is of some information and that which finger is raised is a valuable piece of information.

With only two fingers it is possible to devise a way to count from 0 to 3, as follows:

$00=0 \quad$| We can indicate not having a |
| :--- |
| finger raised as '0', |
| and having a finger raised |
| as 'l'. |


$01=1 \quad$| This does not mean $11=3$ |
| :--- |


| It means we chose to let the |
| :--- |
| representation 11 (or two |
| fingers) have the value 3. |

We could just as easily have chosen a different representation.

There is a direct relationship between this and binary Representation. The CPU's fingers are locations in memory and they can be made to indicate on an off (or 'O' and 'l' as convention dictates).

If we added a third finger to our example above we could represent all the numbers from 0 to 7. Three fingers for all the numbers from 0-7!

Four fingers would be able to represent all the numbers from 0 to 15! If you don't believe it, it would be a good exercise to write out all the possibilities for four fingers being raised.

In order to simplify the notation of such numbers, and to avoid
confusion in trying to write down the number eleven as opposed to indicating that two bits were set, a universal convention has been adopted:

The numbers $10-15$ are indicated by the letters A -F .

Decimal $\quad 10=\mathrm{A}$
$11=\quad B$
$12=\quad C$
$13=\quad D$
$14=\quad \mathrm{E}$ $15=\quad F$

This means we write the numbers from 0 to 15 decimal as
$\begin{array}{llllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F\end{array}$
Simple, isn't it?

This way of treating numbers is called the HEXADECIMAL FORMAT.
To prevent confusion, some people write "H" after a hexadecimal number (eg. 10H). The "H" has no value, but serves to remind the user of the hexadecimal convention.

In machine language programming, it is CONVENIENT to deal with numbers in hexadecimal format.

This is only a convention and if you so wished you could write all your instruction in normal decimal format. It is convenient for us to use the hexadecimal format because:

1. It is easy to convert from this form to binary, which tells us which bit (or finger) is doing what.
2. It gives us an easy means of seeing whether numbers are one handed or two handed - ie 8 -bit or 16 -bit.
3. It standardises all numbers to sets of 2 -digit numbers. (We will elaborate on this)
4. It is the common convention and familiarity with hexadecimal will allow you to read other books and manuals more easily.
5. As the CPU is designed to process information represented by binary numbers which are cubersome for humans to read, we need a representation which is more easily readable.

But it is only a convention and not a sacred rule.
The hexadecimal system, as we mentioned earlier, lets us represent the numbers 0 to 15 using only 4 bits. Any 8-bit memory location
or 8 -bit register can therefore be described by two sets of 4 bits. (This is the same as saying that any combination of 10 fingers can be represented by two hands of 5 fingers each.)

THE REASON WE ARE CONCERNED WITH 8-BIT MEMORY LOCATIONS AND 8-BIT REGISTERS IS THAT THIS IS THE STRUCTURE OF THE ZX SPECTRUM.

All memory locations and all single registers have 8 bits. This is not hard to understand - it's like saying all humans have 5 fingers on each hand.

Taking things one step at a time, let us become familiar with 4 fingers first:

$1111=2 * * 3+2 * * 2+2 * * 1+2 * * 0$

$$
\begin{aligned}
& =8+4+2+1 \\
& =\text { Decimal } 15 \\
& =F \text { (in hexadecimal notation) }
\end{aligned}
$$

For those of you with a mathematical bent, you may notice that the number each finger represents is multiplied by 2 as you go to the left. If we number the fingers:

then the value of each finger is ' 2 to the power $N^{\prime}$ where $N$ is the finger number. Let's call a 4-finger hand a "handlet" (just as a small cigar is a cigarette?)

Exercise:

What decimal and hexadecimal value do the following arrangement of bits (or fingers) represent?

Decimal Hexadecimal
0010
0110
1001
1010
1100

It is important for you to become familiar with the hexadecimal
convention, and if you had difficulty with the concept, do read the
last few pages again before going on.
Let us examine what happens if we want a number greater than 15 ?
Say 16 ? We would use the next finger on the left, as:


The reason we write the number as 10 H is that we divide the hand into two "4-bit handlets". We can therefore easily denote each handlet by one of the hexadecimal numbers representing 0 to 15 (0-9 \& $A-F)$.

In this way any 8 -bit hand can be written as exactly two hexadecimal handlets:


The "handlet" on the left indicates 16 times as much as the "handlet" on the right. This is much the same way as in decimal notation, the digit in the "tens" column is worth ten times as much as the digit in the "ones" column.

We convert numbers in decimal format such as 15 automatically to: $15=(1 * 10)+5$
This is so automatic that we don't even think about it.
It is exactly the same thing in hexadecimal notation. To convert back from hexadecimal notation to decimal notation, we multiply the hexadecimal number on the left "handlet" by 16 . Using the example above:

$$
\begin{aligned}
10 \mathrm{H} & =(1 * 16)+0 \\
& =16 \text { Decimal }
\end{aligned}
$$

This is how we are able to count to 255 using only 8 fingers. The maximum is obtained when all fingers are held up:


The smallest number is when no fingers are held up:

$$
\mathrm{OOH}=0 \text { Decimal }
$$

Note that all numbers, from the smallest to the largest require 2 and only 2 digits to define the number.

Try out for yourself any combination of 8 digits and see if you can convert it to hexadecimal notation, and then into decimal notation.

It may seem a little strange and awkward at first, but you will soon get the hang of it.

Also that when you count in hexadecimal, you do the same as in decimal:

Decimal: 26 27 28 29 30 etc.
Hexadecimal: $26 \quad 27 \quad 28 \quad 29 \quad$ 2A $2 \mathrm{2B} \quad$ 2C 2 D
2E 2F 30 etc.....
The values of the numbers in the decimal and hexadecimal series above have different values of course. Note that after 29 H you get 2 AH , not 30 H !

The following BASIC program will enable you to input to your Spectrum a decimal number and convert it to a hexadecimal value.

```
1 0 0 ~ R E M ~ d e c i m a l ~ t o ~ h e x a d e c i m a l ~ c o n v e r s i o n ~
110 PRINT "Please input decimal value."
120 INPUT n : PRINT n
130 LET S $ = '"' }135\mathrm{ LET n }\mp@subsup{}{}{2}=\operatorname{INT ( }n/16
140 LET n1 = INT (n - n2*16)
150 LET S$ = CHR$ ((n1 (= 9) * (n1 + 48) +
    (n1 )9)*(55 + n1)) + S$
160 IF n2 = 0 THEN PRINT : PRINT ''HEXADECIMAL = 0''; S$
    ; " H": FOR I = 1 TO 200: NEXT I: RUN
170 LET n = n2: GO TO 135
```

Try converting the following numbers to theirs hexadecimal value and use the BASIC program to test your answer.
i. 16384 memory address of the start of Spectrum display file
ii. 22528 memory address of the start of Spectrum attribute file
iii. 15360 memory address of the start of Spectrum character set
iv. 15616 address of the start of ASCII
characters in Spectrum

## SUMMARY:

Decimal
The decimal notation is a convention of counting numbers in groups of ten units at a time. These are represented by $0,1,2,3$, $4,5,6,7,8$, and 9.

Hexadecimal
The hexadecimal notation is a convention of counting numbers in groups of 16 units at a time. These are represented by $0,1,2,3$, $4,5,6,7,8,9, A, B, C, D, E$, and $F$.

Sometimes an $H$ is added at the end of a hexadecimal number to remind us it is written in this format. For example, 1800 H .

8-Bit Memory Locations
The $Z X$ Spectrum is designed so that each memory location has 8 bits ('fingers'). Each memory location can store a number from 0 to 255 decimal. This is conveniently represented in the hexadecimal format as a two digit number.

## How Information is Represented

There is a big difference in information representation between human and computer. Human information is mainly composed of numbers and characters (alphanumeric information), whereas all information in a computer is stored as groups of bits.

A bit stands for Binary digIT ("0" or "1"); in the Z80A microprocessor, these bits are structured in groups of eight. A group of eight bits is called a BYTE.

This way of representing information using binary digits is called the BINARY FORMAT. This is the structure of the language which the Z80 and most microcomputer CPUs talk.

Basically, there are two types of information represented inside the Spectrum. The first one is the PROGRAM. The second one is the DATA on which the program will operate, which may include numbers or alphanumeric text. We will thus discuss below these three representations: PROGRAM, NUMBERS, and ALPHANUMERICS.

Program Representation

A PROGRAM is a sequence of instructions to the CPU to perform a particular task which can be broken down into a number of "sub-tasks".

In the $Z 80$, all instructions are represented internally as single or multiple bytes. Instructions represented by one byte are called the "SHORT instructions". Longer instructions are represented by two or more bytes.

Because the $Z 80$ is an eight-bit microprocessor, it can only deal with one byte at a time, and if it requires more than one, it fetches bytes successively from memory. Therefore, a single-byte instruction will generally be executed more quickly than a two- or three-byte instruction. Thus, as a general rule, it is always more efficient to write your machine language program using single-byte instructions where possible.

You can turn to the instruction set table in the Appendix and have a look at the SHORT and LONG instructions. Don't worry if you can't understand them, we will discuss each instruction in depth later on.

```
* Integer Representation
```

We discussed earlier that because of the way the Z 80 is designed we cannot have a number such as 11.53. The CPU can only deal in whole numbers. Also, by using only 8 fingers (ie an 8 -bit number), we could represent all the numbers in the range 0 to 255 .
e.g. decimal 255 is represented by OFFH


But what about negative numbers?

* Signed Integer Representation

Remember one byte is a HAND with eight fingers and a number is represented by holding different fingers up.

Obviously, to represent signed integer in Binary Format, we have to have some way of representing a positive or negative numbers. Let's say that in order to represent a negative number, we adopt the following convention (signed representation):

A NUMBER ON THE CPU'S HAND WILL BE CONSIDERED TO BE A NEGATIVE NUMBER IF THE CPU HOLDS HIS THUMB UP. (in computer terminology, the highest bit - bit 7 is on.)

So we have only seven fingers (bits) left to represent the value of the number. That means the highest number we can have is no longer 255. In fact, half of the numbers which can be held on a single HAND (a single byte) will be negative and half of them will be positive (depending on whether the thumb is up or not).

The total number range possible on one hand if we allow negative numbers will therefore be from -128 to +127 . (Note that the total number range that can be represented will still be 256 numbers).

Now comes the crunch: When is a number with the thumb up a large positive number and when is it a negative number?

The answer is whenever you feel like it; You have to make a choice: numbers can either be in the range of 0 to 255 or in the range -128 to +127 . They can't be both at the same time! It is up to you, the programmer, to decide which convention you are using at a particular time.

All the instructions will work equally well, whether you choose to let the number contained in the registers or memory be all positive
or positive and negative.

* Choosing a Representation for negative numbers:

We have already decided that holding the thumb up will mean the number is negative, and not holding the thumb up means it is positive. Is this enough?

No. We need to decide which of the 127 possibilities of the remaining 7 fingers will denote -1 , which one -2 , and so on.

We need a representation of negative numbers, such that when a number is added to its negative we get zero. As an execise, let's think about the number which when added to $l$ gives us zero: (This will obviously be -1 , and we already know that the thumb - bit 7 will be up)


Let's try 10000001 - in other words, the same as +1 , but with the thumb up. To test if that is -1 , let's try adding this value to +1 . From above the sum 10000010 is obviously not the right answer! If it was right, the answer would have been 0000000 0. Obviously, we need a number that will take that carry from Bit 0 , and convert it to zeros all along.

You can try to do it yourself, and you will see that the only number which will give us the right answer is

## $\begin{array}{llllllll}1 & 1 & 1 & 1 & 1 & 1\end{array}$ (FFH in hexadecimal)

To confirm this:

$$
\begin{array}{llllllll}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1
\end{array}
$$

(carry) 000000000

Is there a way that we can work out a general rule for the negative of any number from this example? It looks as if though we might have to get the opposite of the number and add one at the end.

Let's try this rule on another number, such as 3, say:

| $3=$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| opposite | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| add $1 \Rightarrow)$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

Let's add to this number to 3 and see what happens: 00000011
$\begin{array}{lllllll}1 & 1 & 1 & 1 & 0 & 1\end{array}$


## It works!

We have found a way to represent negative numbers!
-01 =) FF
-02 =) FE
-03 =) FD and so on.
The largest positive number is
$01111111=7 \mathrm{~F}=) 127$ Decimal
and the negative of this is
$10000001=81=$ - 127 Decimal
The real test of this rule is to see if by applying the rule to a negative number we get back the positive again!

Let's try it out on -3 which we worked out above is FDH.
$\left.\begin{array}{llllllllllllllllll}\text { Number } & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & \\ \text { Opposite } & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & \\ \text { Add } & 1=) & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1\end{array} \quad=\right) \quad 3$

This is therefore a representation that works! We can apply it to get the negative of any number.

16 - bit Negatives

Exactly the same reasoning applies to two handed numbers (16-bit numbers), except that the thumb of only one hand needs to be shown as 'ON' to indicate if the number is negative or not. (ie. bit 7 of the high byte).

Convention:

The computer terminology for this convention is called TWO's COMPLEMENT. You can find $2^{\prime}$ 's complement tables for negative decimal numbers at the Appendix of this book.

Remember that this is only a convention! You still have to decide at all times whether the numbers you are using are meant to designate numbers in the range 0 to 255 or numbers in the range -128 to +127 .

Exercise:
i. If $127\left(\begin{array}{llllll} \\ \text { i }\end{array}\right.$ 1 1 1 $)$ is the highest positive
number which can be represented in this convention, how would you represent -128 ?
ii. Find the highest positive 16-bits (TWO HANDS/BYTES) and the highest 16 -bits negative number?
Find the 2's complement of the smallest 16 -bit negative number 8000 H . Why is it 8000 H ?

## Alphanumeric Data Representation

Sometimes, in machine language we do not want the numbers to be instructions for the computer, nor do we want them to be numbers for calculations. we may just want them to represent characters of letters and numbers - eg. the title of your latest program, perhaps called "THE WORLD'S NUMBER 1 PROGRAM".

Our convention to represent alphanumeric data, ie. characters is pretty straightforward: all characters and numbers can be represented on a single hand (ie in an eight-bit code).

In the computer world, there are two standards for alphanumeric characters representation: The ASCII Code, and the EBCDIC Code.

ASCII stands for "American Standard Code for Information Interchange" and is universally used in the microcomputer industry. EBCDIC is a variation of ASCII used by IBM.

In the $Z X$ Spectrum, alphanumeric characters conform to the ASCII standard except for the pound (61H) and copyright (7FH) characters. You can find an ASCII conversion Table in the Appendix. Compare it with the character set table in appendix $A$ of your Spectrum manual pp 183-186.

Try this : PRINT CHR\$ 33
and you will get a "!"; because "!" is
represented internally by 21 H .
HELP!: We have just shown that the CPU's hand can be said to show a
----- variety of things:
It could be - a program instruction to the CPU

- a number in the range 0 to 255
- a number in the range - 128 to +127
- part of a two handed number
- an alphanumeric character

This is all true, and it is up to you, the programmer, to remember just what it is the CPU's hand is supposed to be holding.

## Memory Contents

The Spectrum's memory can store programs, numbers, or text, as we desire. There is no way of telling which is which just by examining the contents of a single memory location.

Programs
Program instructions are stored in memory as sequences of bytes. Some instructions require only one byte, while others require up to four bytes.

Numbers
Each memory location can be used to store either positive integer numbers or signed integer numbers (numbers which can be positive or negative), as we choose. The range of numbers is either from 0 to 255 or -128 to +127 .

Negative Numbers
A convention has been adopted that when we choose to have memory store a signed (+ or - ) number, the following rule shall apply:

If bit 7 is on, the number is negative
If bit 7 is not on, the number is positive To obtain the negative of any number, get the "2's complement" and add 1.

2's Complement
The 2's complement of any number is its opposite in binary form. Any bit that is on becomes off, and vice versa.

## A Look into the CPU

Introduction

We have said that the brain of the Spectrum is the CPU, the Z $20 A$ processor. This is a faster version of the $Z 80$ processor produced under a licence from Zilog Inc.

The only difference between the $Z 80$ and $Z 80 A$ processors is that the former processor is running at a clock speed of $2 \mathrm{Mhz} / \mathrm{s}$ (Megahertz per second) while the later processor is running at a clock speed of $3.5 \mathrm{Mhz} / \mathrm{s}$. 'Clock speed' is merely a measure of how fast the CPU is performing its calculations. In the Spectrum, 3.5 million clock pulse signals are generated per second, ie one clock pulse every C. 000000286 of a second.

The fastest instruction the CPU can perform takes up 4 clock pulses, while the slowest requires 21 clock pulses. That means, that even if all instructions performed are the slowest ones, about 160,000 instructions can be performed each second!

A Physical View of The Brain

The processor in the Spectrum is a silicon chip with forty pins numbered from 1 to 40. These pins are the communication lines between the processor and the rest of the computer. For example, the processor draws its power from the power supply through pin 11, gets its clock signals from pin 6 , sends addresses in or out through pins 1 to 5 and pins 30 to 40 , and sends data in or out through pins 7 to 15 except pin 11 . The rest of pins are for control signals communication.

You may find yourself totally lost at this stage. But no need to puzzle, it's really to our advantage that we don't know the internal structure of the machine, and we don't need to know it to use its capabilities. It's just the same as with a calculator. The physical structure of the machine is 'transparent' to the users (in other words we don't see it!). We are only interested in the logical structure of the calculator, or in this case the $Z 80$ chip, and how we can use it to our purposes.

Logically, the $Z 80$ can be divided into five functional parts.


* CONTROL UNIT

We can see the CONTROL UNIT as a supervisor for the CPU's processing. Its task is to time and coordinate the Input, Processing, and Output of the particular job that the CPU is being asked to perform, whether the instructions come from the ROM program, or from your program.

* INSTRUCTION REGISTER

This is a HAND that the CPU uses to hold the current instruction that it is going to perform. The whole task which comprises a program must reside somewhere in memory - either in the ROM or in the RAM (Random Access Memory). You may recall that a program is a sequence of instructions. Thus, to perform the task, the CONTROL UNIT has to fetch each instruction in turn from the memory (either ROM or RAM) and place it in the INSTRUCTION REGISTER HAND.

* PROGRAM COUNTER

This is really one of the 280 's FEET which tell the CPU where the next part of the program is (the address of the next memory location from which the CONTROL UNIT is going to fetch an instruction). It is like an instructions warehouse manager keeping track of the location of the next instruction to fetch out.

* ARITHMETIC and LOGIC UNIT

This is the calculator inside the CPU. It can perform both arithmetic and logical operations. Out of all the basic arithmetic functions as you and $I$ know them, this unit can only perform simple addition and subtraction, incrementation (adding 1) and decrementation (subtracting 1), but not multiplication or division. The unit can also compare one handed numbers, or perform 'bit' operations such as rotating fingers around, holding specific fingers up or down, etc.

As a byproduct of the calculations the ALU is asked to perform, the calculations usually affect the status of the various FLAGS in the FLAG register. This is discussed in more detail further on.

These are the CPU's Hands and Feet, which you, the programmer, can control.

There are twenty four User-registers within the 280 microprocessor - some are HANDs, and some are FEET.

The images we have been building up of hands, feet and boxes make the processes easy to visualise and are a good representation of what is going on, but computer buffs tend to look askance if you say things like "...and then the computer shifted its information from its right hand to its left hand."

We will now give you the proper names for the CPU's hands and feet, so that when faced with that situation, you will be able to say: "LD B,A"

To start off with, computer buffs refer to the hands and feet of the CPU as "registers".

We mentioned earlier that the CPU has eight hands: these are called A, B, C, D, E, F, ....In our world, the definition of a hand is something with eight fingers.

The CPU has two feet: these are named IX and IY. The definition of a foot is anything with 16 toes!

The naming of hands and feet is fairly easy to follow because if a register has only one letter in its name then it must be a hand (that is, contains 8 bits), while if it has two letters in its name then it must be a foot (that is, have 16 bits).

Did you notice the smooth transition from fingers and toes to bits? We will have you used to computer terminology in no time.

Actually the remaining two hands for the CPU after D, E, F, ......are not named " $G$ " and " H " as one would expect but " H " and "L".

The conventional way to represent all these registers is as follows:

| A | F |
| :---: | :---: |
| B | C |
| D | E |
| H | L |
| IX |  |
| IY |  |

Notice that "F" is paired with "A", but after that the rest follow fairly naturally. The reason that registers are paired in this way is that it is sometimes possible to make a foot out of two hands!

After all, if the definition of a foot is something with 16 bits, then maybe we can fake it from time to time and use two 8-bit hands to do the work of a foot. We therefore talk about "register pairs" such as BC, DE, and HL.

The reason the register pair "HL" was called "HL" instead of something like "GH" was to help people remember which of the two registers had the high number and which had the low number.

It's as if though you wished to represent the numbers 0 to 100 on your hands and toes. You can easily set up your fingers to represent the numbers 0 through 10, and similarly with your toes (assuming that you are agile enough). One way you could denote the number 37 in this way would be to count off 3 on your fingers and 7 on your toes. But there has to be some agreement on which is the high number and which is the low number otherwise someone else might think you meant to represent the number 73 .

The "H" in "HL" stands for HIGH and the "L" stands for LOW, so there is no chance of confusion - right?

This diagram of register pairs also serves to indicate which register in the other register pairs contains the high number:

B in BC
D in DE
because all the highs and lows are treated in the same order.
The feet (IX and IY) also have a special name: they are called "index registers". This has a lot to do with the fact that they can be used to organise information in much the same way as a book index is organised. Alternatively, you can view them as table pointers.

OK, now that you understand the terminology, here are some special points:

THE ACCUMULATOR ( A register)

This 8-bits (single byte) register is the most important register of the Z 80 . Its name dates back to the early generation of computers when there was only a single register that could be used to 'accumulate' a result.

So, as we have advanced from the early generations of computers, the accumulator continued to be used extensively for logical and arithmetic operations. In fact, most computers are still designed in such a way that many operations can only be performed using the $A$ register.

This is true of the $Z 80$ chip, and the $A$ register is a favoured register. You can think of the A register as being like the CPU's right hand, in the same way that most people can perform some tasks more easily with their right hand than with the left hand.

The Flags:

Please note that "AF" is not usually treated as a register pair. The "F" in this case is used to denote "Flag Register". This is a hand with 8 fingers such that each finger indicates whether a certain condition is met or not met and we will be dealing with this in a separate chapter.

The HL Register Pair:

Of the three register pairs ( $B C, D E, H L$ ), the $H L$ pair is probably the most important one. Besides giving the user the option of using it as two single registers or as a register pair, the $Z 80$ is designed in such a way that there are certain 16-bit arithmetic operations that can only be performed using the HL register pair.

Because of this particular hardware privilege, general register pair operations usually will be faster using the HL register. This makes HL preferable to use in machine language programming.

Maybe the HL register is the CPU's right foot?

I thought that this might be a nice place to mention that the CPU also has a spare set of hands!

Not really so much a spare set of hands (all right, alternate register set, if you want the proper terminology), as a spare set of work gloves.

It's like you had a set of stiff plastic gloves, so stiff in fact that they retained the shape of your hand when you took them off. If you had counted off the number 3 on your hand for example and took off your gloves, then the glove would still retain the shape of a hand with the number 3 counted off!

You can no doubt think of uses for such gloves immediately - you could make a note of a number while wearing one set of gloves, swap gloves and the old number would still be there when you needed it on the other set of gloves!

The other glove is there if you want to use it and it won't forget the impression of your hand when you took it off. Unfortunately you can't just glance down and see what was the number you had retained there. Nor, naturally, can the glove perform any calculations without a hand inside the glove!

You actually have to swap gloves again to be able to use whatever information the gloves retain.

The CPU has a spare set of gloves for each pair of hands (but not for feet - who ever heard of gloves for feet?) but they are not interchangeable between hands, just as you can't put a left glove on a right hand.

The representation of all the registers is now therefore:

| $\mathrm{A}-\mathrm{F}$ | $(===)$ | $\mathrm{A}^{\prime}-\mathrm{F}^{\prime}$ |
| :--- | :--- | :--- |
| $\mathrm{B}-\mathrm{C}$ | $(===)$ | $\mathrm{B}^{\prime}-\mathrm{C}^{\prime}$ |
| $\mathrm{D}-\mathrm{E}$ | $(===)$ | $\mathrm{D}^{\prime}-\mathrm{E}^{\prime}$ |
| $\mathrm{H}-\mathrm{L}$ | $(===)$ | $\mathrm{H}^{\prime}-\mathrm{L}^{\prime}$ |

IX
IY
Note that the set of gloves you are wearing has the same name as the hand it is for, while the spare set is always indicated with the dash symbol.

The instructions still relate to what the hands are doing, ngt to which pair of gloves you have on. So although we show the spare set with a dash, there are no instructions such as LD A',l. The CPU only works on your HANDS, not your gloves.

The only instructions involving the alternate register set are of the "swap gloves now" type. For example:

1. LD A, (Box \#1) ;Load A with contents of ; Box \#1
2. EX AF, AF' ;Short for exchange ; ie. swap gloves on AF ; with those of AF'
3. LD A, (Box \#2) ;
4. EX AF,AF' ; Another exchange
5. LD A, (Box \#3) ;

You will note that in the above 5 instructions there are no instructions which have specifically affected the alternate register set but we have without doubt altered their contents.

This example is designed to illustrate the concept of the alternate register set. Try to work out what is happening.
Do you know what will be in register "A" after each instruction?
For simplicity's sake, let's assume that the contents of the three boxes are as follows:

```
\((\) Box \#1) \(=1\)
\((\) Box \#2) \(=2\)
\((\) Box \#3) \(=3\)
```

Then the following is what happens after each instruction:
Register A Register A'
1 . 1
2. Not known
3. 2 1
4. 1 2
5. 3

Really quite simple, isn't it?
You will find that these EXCHANGE registers are particularly useful when you run out of HANDs, run out of registers and you don't want to spare your hands/feet by storing what is on them onto the STACK or into MEMory. We will follow through this point later.

Even More Registers?

Yes, there are even more registers, but you will probably not be using these to any great extent.

The STACK POINTER

The STACK POINTER is another foot the CPU has (2-byte addressing register).

It always points to where the pile on the stack has got to. As the stack grows, it grows downward from high memory locations to lower memory locations.

You do not usually have to do anything about the Stack Pointer in Machine Language programming. The CPU looks after it, and updates it every time you do a PUSH or POP.

Note that it is a common mistake to forget to POP back a value that you PUSHed on to the stack. You can be sure that this will cause your program to "CRASH".

The I Register

This is the Interrupt Vector register. In $Z 80$ based systems other than the SPECTRUM this register would normally be used to hold the base address of a table of addresses for handling different responses to an interrupt, for example, Input/Output requests.

However in the SPECTRUM this facility is not used and the I register is involved in generating $T . V$ frame signals. It is unlikely you will ever have to use this register.

The R Register

The $R$ register is the memory-refresh register. It is provided in the $Z 80$ to refresh dynamic memories automatically. As the $Z 80$ processor is doing its job, the information stored in those parts of dynamic memory which haven't been accessed recently will 'leak' away because of a drop of voltage through time. Unless these memory locations are refreshed (recharged), information storec originally will disappear!

The $R$ register serves as a simple counter that is incremented every time a 'memory information retrieval cycle' occurs. The value in the $R$ register thus cycles over and over from 0 to 255.

This can be used by the hardware to ensure that all parts of the memory are 'refreshed'. But don't worry - you never need to know about it. That is something that Mr. Sinclair had to worry about when he designed the Spectrum. We can just make use of his computer without ever worrying about refreshes, etc.

From a programming point of view, you can think of the $R$ register as relating only to hardware and system usage. But sometimes you can use it as a mean of obtaining a random number between 0 and 255. We will demonstrate this usage later.

User's Registers
There are eight main 8 -bit registers in the CPU (A, F, B, C, D, E, H, L), and two 16-bit registers (IX and IY). Eight-bit registers have only one letter in their name, while 16 -bit registers have two letters.

Register Pairs
Six of the eight 8 -bit registers can in some circumstances be used in pairs to operate on 16 -bit numbers.

These are the $B C, D E$ and $H L$ register pairs. The name $H L$ can serve to remind us which is the High order byte and which the Low order byte.

Preferred Registers
The $Z 80 \mathrm{CPU}$ is designed in such a way that some 8 -bit instructions can only be performed by the A register, while some 16 -bit instructions can only be performed by the HL register pair.

## Alternate Register Set

The eight main 8-bit registers can be swapped with another 'alternate' set of registers.

The values stored in the main registers are retained by the CPU while the alternate set is being used, but cannot be accessed.

Exchanging the register sets again allows us to operate on the original values again.


## This is all very well...

```
BUT = . . . . HOW DO I RUN A MACHINE LANGUAGE PROGRAM?
```

You have probably heard enough about the CPU and hexadecimal notation, and it all seems so irrelevant. It doesn't explain how you actually RUN a machine language program.

The $Z X$ Spectrum is actually running machine language programs all the time! (When it's on). It's just that you are not aware of it. Even when you're not doing anything, just watching the screen, trying to think of what to enter as the first line of your revolutionary BASIC program, the Spectrum computer is busy running under the control of a machine language program.

This program is the one that is stored in the ROM chip and is referred to as 'the operating system'. For example, the part of the program that is running when you're sitting there looking at the screen does the following things:

Scan the keyboard for entry
Note that no key has been pressed
Display the present screen (empty)
Even when you are running a BASIC program, the CPU is still under the instruction of the machine language program. This program is of the 'interpreter' type as we have alread exlained: it looks at your next BASIC instruction, converts it to machine language, executes that part of the program, and then returns to interpret the next instruction.

All this stops being true when you run your own machine language program!

Total freedom from the operating system! The use of the 'USR' function hands over total control of the CPU to whatever commands you have placed at the USR address. It will interpret whatever it finds there as valid machine language instructions.

This can be pretty terrifying as you could lose everything stored in memory should you lose control. One error, one wrong character, and you will have to turn the Spectrum off and start again from the beginning.

There are no error messages to catch what you have done wrong, no syntax checking for incorrect statements - so if you make the slightest error, the hours of work you put in to enter your program could be lost!

At the end of this book we have included a BASIC program which will allow you to enter and edit machine language programs. Once you have entered this program on your Spectrum, save it on tape as it
is more than likely that you will lose control of your machine language program at least once.

On the other hand do not be afraid to experiment - you cannot damage the computer with any machine language program you enter. The worse that can happen is that you may have to turn your Spectrum off and on again.

We will now just wet your appetite with the very simplest possible machine language program. Load the BASIC "EZ Code Machine Language Editor" found at the back of this book and RUN it.

The program will ask you for a loading address. This is asking you where you will want the machine code to live. With this EZ-Code program, you cannot use an address below 31500, so let's choose 32000. Enter the number 32000 then press (ENTER).

The screen will now show:

Command or Line (\#\#\#):
This means the program is waiting for you to enter a command or a new line of machine code.

Let's enter "1", then a space, then "c" and then "9". This is like entering a line of BASIC numbered line number 1 , but it is a line of machine code. If everything is OK, then press (Enter). The screen should now show you all the lines you have entered:

## 1 c9

and at the bottom of the screen the prompt
"Command or Line (\#\#\#):"

At this stage you do not want to add any more lines, so let us enter a command instead.

Enter the word "dump", and then press (ENTER). What this command does is to dump the machine code in the listing into the address you have specified, namely 32000.

Congratulations: you have just entered a one instruction of machine language program! You can check this was entered correctly by now entering the command "mem", followed by (ENTER). This command allows you to examine memory, and it will ask you for a starting address. Enter 32000 then (ENTER).

You will see the contents of memory locations from 32000 through to 32087. All should show 00, except 32000 which will show C9. Press key " $m$ ' to return to the main command input stage.

What the instruction "C9" means is: RETURN!

It's a little like riding a bicycle for the first time: you really want to be let loose on your own, but as soon as you go a little way you want to "return" to the safety of earth (or operating system as the case may be).

Now we run the machine language program. To run any machine language program you have dumped to memory, enter the command "run" followed by (ENTER).

What happened? Why did the screen come up with 32000 at the bottom of the screen? This was the address used as the loading address you used at the start.

Don't forget that the function of "USR" is to execute a machine language subroutine. As part of this function, the value of USR on return from the machine language program you placed in memory will be the value of the $B C$ register pair.

The answer lies in the way the Spectrum operating system (yes the same one) deals with the "USR" function.

When the operating system encounters the "USR" function it loads the address the user specified into the register pair $B C$ - in this case 32000.

The value of "USR", as in
Let $A=$ USR 32000
naturally gave the answer 32000 !

This feature of the "USR" function will prove to be a very useful one as it will enable us to monitor what is happening during the runring of a machine language program.

Let us enter the following machine language program:

## OB

C9

The way to enter this short two-instruction program is as follows:
Enter line $10 b$ by entering " 1 ", then space, then " 0 ", then " $b$ ", and then press (ENTER). Similarly enter line 2 c 9 . The listing should show you that you have entered the lines correctly. Enter the command "dump" and then the command "run".

This time the result will be 31999 ! This is because the instruction "OB" is "DEC BC" (abbreviation for decrease value of BC by 1).

Experiment with instruction that involve $B C$ by looking up such instructions at the table at the back. Can you work out what the abbreviations mean?

Be careful to have the last line of all your programs as "c9". This is the RETURN instruction, and if you forget it, the program will never return.

If that should happen to you, don't worry - your computer has not been damaged. Just turn off the power and reload everything.

Exercise:

You can use the "mem" command to examine any part of memory. Try various addreses where you think you might find something interesting.

## How the CPU uses its Limbs

Introduction

We have seen that your $2 X$ Spectrum CPU has twenty four Hands and Feet. Just which operations are allowed and how easy they are for the CPU to perform is the key to machine language programming for your Spectrum.

Imagine for a moment that you are the CPU:

Possibly like most people, you are right handed and there are things you can do with your right hand that you are not quite so adapt at with your other hand. There are also certain actions which may be easy to perform one way, but more difficult another way such as picking something off a high shelf with your left foot and passing it to your right hand is harder to do than if you used your left and right hands.

It's the same in machine language - you can perform some tasks easily one way, with more difficulty another way and it may be impossible a third way. Knowing which combination of actions are allowed is the key to success.

The equivalent hand on the CPU to your right hand is the " $A$ " register. Remember? The ACCUMULATOR, the hand that came into existence as a result of genetic inheritence of early computers.

On the other hand (so to speak if you'll forgive the pun) you can temporarily store what you have in your right hand onto any other hand, foot and vice versa.

Computer boffins refer to this as "Register Addressing".

But this is just a big name for saying transfer information from one register to another.

Other examples would be LD A, B
LD $\mathrm{H}, \mathrm{E}$
and so on.

Please note that $L D$ is the mnemonic (abbreviation) for "LOAD" and that when you read assembly language a comma "," is read as "with". Thus we would read
"LD A= B"
as "LOAD A WITH B"
An assembly language instruction is read in the same order as a normal English sentence would be.

There are also other combinations or ways other than register addressing that information can be transferred from one register to another or from register to memory.

The ways you can use the CPU's limbs:

One of the advantages of the 280 processor is the large number of limbs, and the possible combinations (addressing modes) that are available.

Let's look at the combinations offered by the $\mathrm{Z80}$ :

* Immediate addressing
* Register addressing
* Register indirect addressing
* Extended addressing
* Indexed addressing

What a list of names? Don't worry, just remain confident and we will step through them one at a time.

The list above does not cover all the possible combinations possible - only those that apply to one-handed numbers!
Let's deal with each one of these possible contortions in turn:

* Immediate Addressing

The general form for this is
LD r, n
(or other instruction - we use $L D$ as an example only)
We use the abbreviation 'r' to mean any 8 -bit register and ' $n$ ' any 8-bit number.

Immediate addressing is a technique that involves only a single hand. The actual data is a part of the instruction; this means the CPU can execute the instruction IMMEDIATELY it receives the instruction. It doesn't need to look in memory to find more information in order to perform this instruction.

For example, count off 215 on hand "A". I am sure you know enough about the mnemonics by now to be able to write this as:

LD A, 215 or LD A, OD7H
Once again you can do this with any of the registers, with any numbers whatsoever.

The format for the immediate addressing type of instruction is shown below:
byte 1 instruction (telling the computer what code is this instruction)
byte 2 (the value of the actual data for the instruction.)

Since there is one byte allocated for the actual data, the limitation to the size of number you can specify is within the range $0-255$. If you don't understand this, refer back to chapter on "The Way Computers Count".

We usually use immediate addressing to initialise counters and to define constants needed in calculations.

Immediate addressing is easy to use in machine language programming. However, it is the least flexible of all transactions (adaressing modes), since both the register and the data are fixed at the time of writing a program. The equivalent BASIC instruction would be

LET $\mathrm{A}=5$
Obviously we need this kind of instruction, but we couldn't write entire programs this way!

Immediate addressing is convenient but does not solve any major problems.

But at least we're starting to get someplace: we as programmers can now specify which number gets loaded onto which registers.

* Register addressing

We dealt with this mode briefly earlier. The general format is

$$
\text { LD } r, r
$$

(or other instructions)
This techique only involves two hands; in short, this is passing information from one hand to another.

The CPU will allow information passing between any two hands except the "F"' hand (which we should not think of as a hand at all. It is the 'FLAG' register and does not store numbers in the normal sense).

Register address instructions only need one byte.
Instructions of this type are not only short (One byte), they are faster as well. The time needed to execute them is the time taken for 4 clock pulses, or less than 1 microsecond on the Spectrum.

There is a 'rule' in writing machine language programs that hand to hand transactions (register to register transfers) should always be used when possible to improve program efficiency in time and storage.

| $L D$ | $(r r)$, | $A$ | or |  |
| :--- | :--- | :--- | :--- | :--- |
| $L D$ | $(H L)$, | $n$ |  |  |

This powerful type of instruction causes the transfer of data between the CPU and a memory location pointed to by the contents of one of the 16 -bit register pairs (Feet).

Register indirect addressing is faster than ordinary indirect addressing, since the CPU need not fetch the address from memory.

However, we must load the register originally, and so register indirect addressing is only advantageous when the program uses the same or neighboring address many times.

```
For example, LD HL,SliAPE ;load HL with start of
                                    shape database
    LOOP LD A,(HL) ;Retrieve a data
                INC ML ;move pointer along
                continue LOOP
                        until shape finished
```

```
* Extended Addressing
```

LD A, (nn) or LD (nn), A

Now we are looking at how to store anc restore information from and to your Hand and Feet from memory.

In. Extended addressing, the instruction from the program supply the CPU with an address specified by two bytes.

If the transaction is to and from the accumulator, information transfer will only affect the content of memory referred to by the two-byte integer.
If transaction is to and from a register pair, both the contents of memory location referred to by the two-byte integer and the next memory location will be affected.

The format of this type of instruction is:
byte 1 op-code
byte 2 (possible additional op-code)
byte 3 low order value of the 16 -bits integer value
byte 4 high order value of that integer value

Now this is the way the program can read the memory into the user
registers. Again, it requires an absolute address; in other words, the resulting program using this type of addressing may not be relocatable except when the absolute address the instruction is referring to is relocatable.
eg. SHAPE DB $n, n, n, \ldots$;shape data base

LD A, (SHAPE) ;load first byte of shape in accumulator

```
* Indexed addressing
```

LD r, (IX/IY + d) or $\quad$ LD $\quad(I X / I Y+d), \quad r$
(or other instructions)

This type of transaction involves a Foot of the CPU, the IX or IY index register.

The CPU adds the contents of the index register to the address supplied with the instruction in order to find the effective address.

This is one of the instruction type in 280 that has 16 -bit opcode. Another common 16 -bit instruction type is the Block Load instructions eg. LDIR (Load increment and repeat).

One typical usage of this type of addressing technique is to perform Table operations.

The Index Registers can be used as pointer to the start of a table of data. A displacement value is supplied in the instruction to determine the address of the desired entry of the table the program want to refer to.
eg.

$$
\begin{array}{ll}
\text { LD IX, TABLESTART } & \text {;initialise pointer to } \\
\text { } & \text { start of table } \\
\text { in A, (IX }+3) & \text {;from to the third byte } \\
& \text {; table start of the }
\end{array}
$$

The format of instructions of this type is:
byte 1 (op-code)
byte 2 (op-code)
byte 3 d ;displacement integer d
The number 'd' is an 8-bit number which has to be specified together with the instruction and can not be a variable. i.e. the range of addressing is limited from -128 to 127 from the
address pointed to by the index register.
Indexed addressing is slower because the CPU must perform an addition in order to obtain the effective address. Yet indexed addressing is much more flexible since the same instruction can hande all the elements in an array or table.


There are many ways that the CPU can fetch 8-bit information or transfer it from 8-bit registers to memory:

- Immediate addressing

Defining in the program the number to be transferred to any register.

- Register addressing

From any register to any other register

- Register indirect addressing

Either using $B C$ or $D E$ to specify the address, and
A to hold the number to be transferred.
Or using HL to specify the address and defining the number in the program

- Extended addressing

Specifying the address in the program and using $A$ to hold the 8 -bit number

- Indexed addressing

Using IX or IY to specify the start of a table in memory, and any register to hold the 8 -bit number. The displacement from the start of the table must be specified in the program.
The number to be transferred to memory can also be specified in the program if desired.

These addressing modes are the only modes of transferring information to and from memory. No other combinations are allowed.

| Mnemonic | Bytes | Time | Effect on flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | Z | PV | S | N |  |
| LD Register, Register | 1 | 4 | - | - | - | - | - |  |
| LD Register, Number | 2 | 7 | - | - | - | - | - |  |
| LD A, (Address) | 3 | 13 | - | - | - | - | - | - |
| LD (Address), A | 3 | 13 | - | - | - | - | - | - |
| LD Register, (HL) | 1 | 7 | - | - | - | - | - | - |
| LD A, (BC) | 1 | 7 | - | - | - | - | - | - |
| LD A, (DE) | 1 | 7 | - | - | - | - | - | - |
| LD (HL), Register | 1 | 7 | - | - | - | - | - | - |
| LD (BC), A | 1 | 7 | - | - | - | - | - | - |
| LD (DE), A | 1 | 7 | - | - | - | - | - | - |
| LD Register, ( $\mathrm{I} Y$ + d) | 3 | 19 | - | - | - | - | - | - |
| LD Register, (IY + d) | 3 | 19 | - | - | - | - | - | - |
| LD (IX + d), Register | - 3 | 19 | - | - | - | - | - | - |
| LD (IY + d), Register | 3 | 19 | - | - | - | - | - | - |
| LD (HL), Number | 2 | 10 | - | - | - | - | - | - |
| LD (IX + d) , number | 4 | 19 | - | - | - | - | - | - |
| LD ( IY + d), number | 4 | 19 | - | -- | - | - | - | - |
| Flags notation: |  |  |  |  |  |  |  |  |
| \# indicates flag is altered by operation |  |  |  |  |  |  |  |  |
| 0 indicates $f 1 \mathrm{l} \mathrm{O}^{\text {is }}$ iset to 0 |  |  |  |  |  |  |  |  |
| 1 indicates flag is set to 1 |  |  |  |  |  |  |  |  |
| - indicates flag is u | unaffe |  |  |  |  |  |  |  |

## Counting off Numbers on One Hand

Since everything in the Spectrum CPU is designed around 8 -bit hands or 8 -bit memory locations, it is obviously of major importance to learn how to count off numbers on one's hands.

We discussed in the previous chapter some of the ways we can tansfer information from hand to hand. We will now deal with each one of these methods in more detail. You may recall one as being called register addressing.

As we said, that is just a big name for saying transfer information from one register to another.
Examples are:
LD A,B
LD $\mathrm{H}, \mathrm{E}$
and so on.
Remember the terminology involved: "LD" means "load", "," means "with", and the mnemonic (abbreviation) instruction is read in the same order as an english sentence.

We would thus read out loud something like:
LD A,B
as "load A with B ". The next example would be read as "load H with E".

We can swap from one hand to any other hand as we mentioned earlier. Apart from one exception (the Flags register, which is not like the other registers), you can manipulate any hand to any other hand. Even the seemingly stupid instruction "LD A, A" is permitted!

A short shorthand of this is "LD r,r" where "r" represents any 8-bit register except "F".

OK: We now know we can shuffle information between hands, but that's not going to do us much good without some original information on those hands.

The second way that we can count off numbers on our hands is for us to specify how many we want the CPU to count off on which hand!

For example, count off 215 on hand 'D'. I am sure you know enough about the mnemonics by now to be able to write this as:

LD D, D7
(D7 is the hexadecimal representation of 215).
You may recall this was called immediate addressing. (Pretty
obvious, isn't it?).

Once again you can do this with any of the registers, with any numbers whatsoever. The limitation being of course the size of the number you can specify with 8 bits: $0-255$.

A short shorthand of this is "LD $r, n$ " where " $r$ " indicates any register and " $n$ " any number. The previous convention of one letter implies 8 -bits still applies.

Now we're starting to get someplace: we can now specify which numbers get loaded onto which registers and we can spin them around from hand to hand. But we still haven't learnt how to put any of these numbers away into memory locations, and there are only so many registers!

We showed you very briefly an example of "external addressing" when we were doing the time difference exercise:

LD A, (Box \#3)

The general mnemonic for this is:
LD A, (nn)

Don't forget that in our shorthand the brackets imply "the contents of".

Note two things about this:

1. You can only do it with Register A
2. You have to supply the number of the box as a two handed (16-bit) number.

The reverse instruction is also valid. This is one thing you will notice about the 280 - there is symmetry about the instruction set: LD ( $n n$ ), A

Do notice that these instructions only apply to Register "A" -there are of course other instructions for the other registers but none quite as clear as this one. It's the dominant hand concept again.

Let us pause here for a nanosecond and consider what these two instructions actually mean and do for us.

In the first place, the number range that can be defined by a two handed number ( nn ) is from $0-65,535$. This is 64 K , and means that the maximum memory that can be accessed by this instruction is only 64 K ! This means that all the memory - ROM, program, display, and free memory - have to fit within 64 K . On a " 16 K Spectrum" there is actually 16 K used by the $R O M$ and 16 K of RAM making a total of 32 K . The "16K" refers to the RAM part only. On the " 48 K Spectrum", the same 16 K of $R . O M$ is present plus 48 K of RAM making a total of 64 K . It is not possible therefore for the $Z 80$ to access more memory than
is available on a 48 K Spectrum.

The instruction "LD A, (nn)" - which is read as "Load A with the contents of location $n n^{\prime \prime}$ - is a very powerful instruction. It enables us to "read" the contents of any memory location, whether in ROM, or RAM.

You can use this instruction to explore to your heart's desire, even to a location where there is no memory - eg to try to see what is beyond the 32 K memory even if you do not have aditional memory. You will be surprised - it is not all zeros!

The reverse instruction "LD ( $n n$ ), $A$ " - which is read as "Load the contents of memory location nn with $\mathrm{A}^{\prime \prime}$ - will attempt to write to any memory location as well, but will be restricted by the physical limitations:

You can't write to a location that can't store that information, such as in non-existent memory beyond the size of your system.

One of the limitations of this instruction is that we have to know at the time of writing the program which memory location we wish to examine or write into. The abbreviation "nn" means a definite number - eg. 17100 - and not a variable.

You can't use this instruction in the machine language equivalent of a "For - Next" loop. The main use for this instruction is therefore for setting aside particular memory locations as variable storage.
eg. define $32000=$ speed
$32001=$ height
32002 = fuel left
in a lunar lander type program.
You could therefore plan a program where you got the fuel left, decreased it, and stored the new amount of fuel back into that location. You will know at the time of writing your program the address of that memory location which serves to act as a stroehouse for that information.

Let us be clear about this. Location 32002 is not a variable. It is only a memory location which you use to store information.

When writing your assembly language program you would therefore write something like

LD A, (Fuel)
and when you or the assembler program got to specifying the actual machine code for this instruction you would replace "fuel" by the hexadecimal address of the memory location you specified.

But what if we don't know the exact address of the memory location where the information we seek is? Suppose we can only calculate
where that information is going to be? Because we need l6-bits to specify the address of any memory location, we would need to store it in a l6-bit register: this means one of the register pairs BC, DE, or KL, or one of the incex registers IX or IY.

One way we can do this is to have one of the register pair contain the address of the memory location. Because the register contains the information and because we don't have the address directly we call this form of addressing register indirect addressing.

The mnemonic abbreviations for these are
LD r, (HL)
LD $A,(B C)$
LD A, (DE)

The English reading of these instructions is
"Load the register with the contents of the memory location pointed to by HL"
"Load A with the contents of the memory location pointed to by $B C$ "
"Load A with the contents of the memory location pointed to by DE".

Note that by using "HL" as the pointer to our memory location we can load to any register - even $H$ or $L$, as strange as that may sound - but that using $B C$ or $D E$ we can only load into the $A$ register.

This is because the $H L$ register pair is the favoured register pair in the same way that the $A$ register is the favoured single register.

Once again there is a symmetry to these instructions and we can store information into memory locations in a similar way:

LD (HL) ,r
LD ( $B C$ ), A
LD (DE), A
This is still called "Register indirect addressing" whichever direction the information flows in.

Alternatively we could use the index registers IX and IY to point to the memory location.
The short shorthand of these instructions is:
LD $r,(I X+d)$
LD r, (IY + d)

```
"r" is again any register, and "d" is the "displacement"
from the address pointed to by IX or IY. (Don't get the use of "d"
confused - we don't mean register "D" but d = displacement)
```

The number " d " is a one handed number ( 8 -bit number) which has to be specified at the time of programming and cannot be a variable. This is the weakness of this particular instruction and means that its use is usually limited to reading and writing tables containing data.

The symmetrical instruction is also available:
LD ( $I X+d), r$
LD (IY + d), r

If this particular mode of addressing sounds a little complicated, don't worry: you are unlikely to need it in your first few programs.

The $Z 80$ chip used in the Sinclair computers is nothing if not versatile, and you can combine some of the ways of loading numbers we described above.

For example, you can combine immediate addressing (ie. specifying the number you want loaded) with external addressing (ie. specifying the address to be loaded by using a register pair).

This is called - surprise, surprise - "Immediate External Addressing".

Unfortunately you can only use the $H L$ register pair and the short shorthand is therefore:

LD (HL) , n

This is useful as you can directly fill a memory location without first having to load that value in a register.

A similar combination is possible with the index registers, called "Immediate Indexed Addressing".

This is of more limited use, and the abbreviated form for these instructions are:

LD (IX + d), n
$L D(I Y+d), n$

Let's try to put some of these "LD" instructions into practice.
We know from the previous chapters that after returning from a 'USR' machine language program the value of the 'USR' is the contents of $B C$. Let's run the following program:
(Load and RUN the EZ Code Machine Language Editor first, and set the Loading address to 32000)

$$
\begin{array}{lll}
1 & 0 e & 00 \\
2 & c 9 &
\end{array}
$$

Now use the DUMP command to place this code into memory.
From now on, we will no longer be giving you such explicit instructions on loading and running machine language programs, as it is a cumbersome method and does not give you any additional understanding into the point of the program.

We will assume that by now you have enough familiarity with the BASIC "EZ Code Machine Language Editor" and with the tables at the back of this book to be able io enter a program. We will therefore be showing all of our programs as follows:

$$
\begin{array}{lll}
\text { OE } 00 & \text { LD C,0 } \\
\text { C9 } & & \text { RET }
\end{array}
$$

This notation gives you the machine code on the left side and the Z80 assembly mnemonics in the right hand column. It also incicates very clearly which instructions require only a single byte (such as RETurn) and which instructions require 2 bytes, etc. (you will remember that some instructions on the $Z 80$ can take up to 4 bytes!)

The other point is that we shall try to make all our programs independent of origin (where the program starts in memory) so that it does not matter what you specify as your loading address.

Nonetheless remember that these programs can be entered with the "EZ Code Machine Language Editor" progran at the back of the book or any other loading program you may design yourself.

Before running this machine language program (you must "dump" the code into memory and then use the "run" command in the EZ Code program) what would you expect the result to be?

The program sets the "c" register in the register pair BC to zero, and you know that $B C$ starts off with the address of the program, which is 32,000 .

Will be answer be A. 0000
B. 32000
C. 31896

Now run the program. Was the answer what you expected it to be?

If you are unclear about why the answer was what it was, go back and reread the chapter on "The Way Computers Count".

Now try running the following program:

| 06 | 00 | LD $B, 0$ |  |
| :--- | :--- | :--- | :--- |
| OE | 00 | LD | C, 0 |
| C9 |  | P.ET |  |

This will give you the expected result of 0 as $B C=0$ (both registers $B$ and $C$ have been set to 0 ).

Exercise:

You might like to try a few fancy tricks, such as loading $A$ with a number, transferring to $L$, setting $H$ to 0 , and so on.

Exercise:

The attribute file starts at address 5800 H . We can set HL to point to the attribute file by the following program:

2658 LD H,58H
2E 00 LD L,0

This means that you can now change the colours in the display by using the LD (HL), n command.

The structure of the attribute file is described in the Spectrum manual. Let us set the first character to ink red, paper white, flash on. This is
$101111010=\mathrm{BAH}$
so the next line of the program will read
36 BA LD (HL), BAH

Now you must never forget to return from the machine language program, so the last line must be

C9
RET

RUN this machine language program. Did it work?

## Flags and Their Uses

Flags are those nice buntings you can wave on state
occasions......... - wrong!

In machine language, the word "flag" implies "indicator". A flag is something you put up if you wish to indicate to someone else that a certain condition exists.

The obvious parallel is in boating where you run up a flag to indicate distress, country, piracy or whatever.

The reason the designers of the $Z 80$ (and most CPU designers) use flags in their machine language is to give the programmer information about the status of the number in the CPU's dominant hand (the 'A' register) or information about the last calculation just performed.

You will remember that one of the CPU's registers is dedicated to be a flags register - the ' $F$ ' register. You may also have noticed at the start of the last chapter a table summarising the various instructions to be discussed in that chapter, and that part of that table was devoted to the effect each instruction would have on the flags. (Fortunately none of the instructions discussed in the last chapcer affected any of the flags.)

The flag whose functioning is easiest to understand is the Zero Flag.

This flag will be run up the flag-pole if the contents of the ' $A$ ' register is zero.

There are many important decisions which will depend on whether ' $A$ ' is zero. Note that the zero flag is either on or off. You can't have an in-between result (shades of 'a little pregnant') so that you would only need one bit to define the zero flag.

The same is true for all the other flags as well. They are either on or off and require only one bit.

The Different Kinds Of Flags

The "F" register is a regular 8 -bit register and could therefore accommodate 8 different flags. In practice however the designers could only think of 6 flags!


Actually the designers thought of seven flags, but decided that one register could serve as both flags: the parity/overflow flag.

Let us now look at each of these flags in detail:

Zero Flag:

This is the flag we have already discussed above. Its application is obvious, and the $£ l a g$ is usually set after an arithmetic operation as it serves to inciicate the contents of the 'A' register.

Note carefully however that it is possible to have the 'A' register contain 0 and for the zero flag not be set. This could easily happen by using the

$$
\text { LD } \quad \mathrm{A}, 0
$$

instruction. We mentioned above that none of the one-handec (8-bit) load instructions have any effect on any of the flags. The zero flag would NOT be set yet A would contain zero.

The zero flag is also set if the result of the "rotate and shift" group of instructions results in a zero.

As well, the zero flag is the only visible result of some testing instructions, such as the "bit testing" group of instructions. In those cases the zero flag is put on if the bit tested is zero.

Sign Flag:

The sign flag is very similar to the zero flag and operates on very much the same set of instructions (with the major point of derarture being the "bit testing" group where the concept of a
negative bit is somewhat meaningless in any case).

Carry Flag:

This is one of the more important flags available in assembly language, for without it the results of assembly language arithmetic would be totally meaningless.

The voint to remember is that assembly language instructions always refer to either one-handed (8-bit) or two-handed (16-bit) numbers.

This means that the numbers we are dealing with can be either:

$$
\begin{array}{rll}
8 \text {-bit } & ==) & \\
\text { 16-bit } & ==) & \\
0-65535
\end{array}
$$

or if you include carry,

$$
\begin{array}{rll}
\text { S-bit } & ==) & 0-256 \\
\text { l6-bit } & ==) & 0-65536
\end{array}
$$

Consider the situation where we carry out the following subtraction


This is a direct consequence of only having a limited number range available, and the same thing can obviously happen with 16 -bit numbers.

We've already discussed that you can only count to 255 on one hand. What happens if a register is already showing 255 and you add 1 ? You might like to think of the register as operating the same way as the distance meter of your car. Once you have reached the maximum, it 'clocks' over and begins counting from zero again.

In the same way, if the register or car meter shows all zeros, and you turn it backwards, you will get the highest value showing, or 255 on an 8-bit register.

This is why the result of 200 - 201 gives 255 . If we were car dealers we would obviously like an indication that the meter has clocked over, whether in a forward direction - in which case the car has travelled further than it seems - or a backwards direction - in which case the meter has been tampered with.

This kind of indicator exists in machine language programming and is called the carry flag. Fortunately we do not need to worry about registers being tampered with.

We have seen that the carry flag can be set by subtractions if there is an 'underflow'. The carry flag can also be set by addition operations if there should be an 'overflow'.

It is therefore convenient to think of the cariy bit as the 9th bit of the 'A' register:
$\left.\begin{array}{ccccccccccc}\text { Number } & \text { Carry bit } & & \text { Number in bit form } \\ & & & & 1 & 0 & 0 & 0 & 0 & 1 & 0\end{array}\right]$

But as we do not have 9 bits, the 'A' register would contain the number CBH (Decimal 11) and the carry would be on (ie. = 1).

You can see that on subtraction borrowing from a 9 th bit would leave a 'l' there as well.

Using Flags in the
Machine Language Equivalent of "If ...Then..."

In BASIC we have the ability to construct 'IF ... TKEN' situations such as

```
            If A=0 then.....
where what follows can be 'Let....'
    or 'Goto...'
    or 'Gosub..'
```

Exactly the same kind of decision can be programmed in machine language (except for the 'Let...'). Instead of saying "If $A=0$ ", we merely look at the zero flag: if it is on, then we know $A=0$.

The three flags we have been considering to date are in the main the only ones which allow us to make a choice in the next instruction to be executed.

The format of such instruction is as follows:
For example:
JP cc, End
where 'JP' is the mnemonic for 'jump' and 'end' is a convenient label.

The instruction is read in English as "jump on condition cc to End".

The condition "cc" could be any of:

$$
\begin{aligned}
& \text { Z ( = Zero) } \\
& \text { NZ ( }=\text { Not zero) } \\
& \text { P ( = Positive) } \\
& \mathrm{M} \text { ( }=\text { Minus) } \\
& \text { C ( = Carry set) } \\
& \text { NC ( }=\text { No carry) }
\end{aligned}
$$

The other three flags tend not to be of so much use in every day programming. They are:

Parity/Overflow Flag:

This flag acts as the parity flag for some instructions, and as the overflow flag on others, but there is rarely any confusion as the two types of operations do not commonly occur together.

The parity side of it comes into effect during logical operations and is set if there is an even number of set bits in the result. We deal with this in greater detail in the chapter on logical operations.

The overflow is a warning device that tells you that the arithmetic operation you have just performed may not fit into the 8-bits. Rather than actually telling you that the result needed a 9th bit, this tells you that the 8 th bit changed as a result of the operation!

In the example above, adding 132 and 135 , the 8 th bit was ' 1 ' prior to the addition anc ' 0 ' afterwards, so that the overflow would have been set. But the overflow would also be set by adding:

| 64 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 65 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| -- | 129 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1

Subtraction Flag:

This flag is set if the last operation was a subtraction:

Half-Carry Flag:

This flag is set in a manner similar to the carry flag but only in the case of an overflow or borrow from the 5 th bit instead of from the 9th bit!

Both the subtract flag and the half-carry flag are of use only in "Binary coded decimal" arithmetic, anc we deal with these flags in the chapter on "BCD Arithmetic".

Flags are used by the CPU to indicate certain conditions after instructions.

There are six such flags, each of which can be saic to be ON or ofF. The six bits representing these flags are six of the eight bits in the $F$ register. The other two bits are unused.

The conditions indicated by the various flags are
Carry
Zero
Parity or Overflow
Sign
Negate
Half Carry
Not all instructions affect each flag. Some affect all flags, some only specific flags, while others have no effect on the flags.


## Counting Up and Down

In the last chapter we examined the concept of $f l a g s$, and in the chapter before we found out how the CPU is able to load any desired numbers onto its fingers and toes.

Let us now examine the simplest possible way to manipulate numbers on one's fingers: we can increase the number represented on our fingers or we can decrease the number represented.

This is pretty rudimentary arithmetic, but it gets beyond loading specific numbers onto your fingers. The action of counting up is essentially: whatever number you have on your fingers, increase it by one.

This can be used in such ordinary situations as census taking or monitoring the traffic at a particular intersection.

Counting Up:

It is possible on the $Z 80$ to increase the count on the fingers of every single hand the CPU has. This is what we mean by the general mnemonic:

INC $r$
"INC" is read in English as "increase" and is therefore fairly self-explanatory.

It is also possible to increase the count held on the toes of any of the feet (including the register pairs, which are not really feet, as we saw).

This increasing of the count on our toes is written as:

INC rr
INC IX
INC IY
where "rr" denotes a register pair, such as 'BC', 'DE', or 'HL'.

Note again the simple way we have of denoting which operations are using 8 -bit numbers and which are 16 -bit numbers:

The 8 -bit numbers are denoted by a single letter, while
$\qquad$
The 16 --bit numbers are denoted by two letters.

But the "counting up" instruction is in fact even more powerful than this might indicate. It is possible to increase the count of any memory location if we are able to specify its address using the
index registers or the 'favoured register pair', HL:

INC (IX + d)
INC (IY + d)
INC (HL)
(where 'd' is the displacement - not the register D!)

Important note:

Remember carefully our convention of reading brackets:

```
brackets -mean\longrightarrow 'contents of'
```

This is very important as there is a lot of similarity between the instructions

INC HL
INC (HL)
but a world of difference in their execution.

The first would be read as "increase HL" while the seconc would be read as "increase the contents of the location whose address is HL'. (This second reading is often abbreviated to 'increase the contents of $\mathrm{HL}^{\prime \prime}$ ).

As long as you remember the rules of the mnemonic abbreviations you will be saved from this kind of confusion. Let us examine how each operates, and let's assume that $\mathrm{HL}=5800 \mathrm{H}$.

INC HL: Look at HL. Increase the count on its fingers
by one. Result:
$\mathrm{HL}=5801 \mathrm{H}$

INC (HL) : Look at HL. Find the memory location referred to by this number. Increase the count in that location by one. Result:

$$
\begin{aligned}
& H L=5800 \mathrm{H} \\
& (5800 \mathrm{H})=(5800 \mathrm{H})+1
\end{aligned}
$$

These are significantly different operations. (You might like to RUN both versions $-5800 H$ is the start of the attribute file). Note also that while 'INC HL' is an instruction acting on a l6-bit number, 'IMC (UL)' is an instruction which acts on an 8-bit number only - the nurber stored in location 5800 H !

Decreasing the Gount:

The symmetrical nature of the $Z 80$ instruction set would almost certainly ensure that everything you can increase you can also decrease, and this is indeed the case:

```
DEC r
DEC rr
DEC IX
DEC IY
DEC (HL)
DEC (IX + C)
DEC (IY + d)
```

The mnemonic "DEC" is read in english as "decrease", and the same careful attention to the use of brackets must be applied here.

```
Effect on Flags:
```

Because the increase or decrease instructions which operate on 8 -bit numbers affect every flag except the carry flag, this is a very good place to review the operation of the flags.

IMPORTANT NOTE: the increase and decrease instructions which operate on 16 -byte numbers do NOT affect any of the flags. Only increase or decrease operations on 8-bit numbers affect the flags.

Sign: This flag will be set (=1) if bit 7 of the 8 -bit result is 1.
This means it will be on if the thumb is up using our previous analogy. Note that this will happen whichever convention you are using for the number.

Zero: This flag will be set (=1) if the 8 -bit result is ----- zero.

Overflow: This flag will be set $(=1)$ if the contents of --------- bit 7 of the 8 -bit number is changed by the operation.

Half-Carry: This flag will be set $(=1)$ if there is a carry into or a borrow from bit 4 of the $\mathbb{E}$-bit number.

Negate: This flag is set if the last instruction was a _-_-_- subtraction. Thus it is not set (=0) for "INC" and set (=1) for "DEC".

## Suggested Exercises:

$\mathrm{n}=$ = $=$ = $=$ = $=$ = $=$ = $=$ = $=$ =

Use the "LD", "INC" and "DEC" group of instructions to reeurn the numbers you want as a result of the 'USR' operation.

This will give you familiarity with these instructions.

We can increase or decrease the contents in any of the 8-bit registers or in any of the 16 -bit register pairs or in either of the 16 -bit indexing registers.

We can also increase or decrease the contents of memory locations whose address is specified by the HL register pair or by the indexing registers.

Increasing or decreasing 16 -bit numbers will not affect any of the flags. Increasing or decreasing 8 -bit numbers, either in registers or in memory, affect all the flags except the carry flag.

| Mnemonic | Bytes | Time Taken | Effect on Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C | Z | PV | S | N | H |
| ADD A, register | 1 | 4 | \# | \# | \# | \# | 0 | \# |
| ADD A, number | 2 | 7 | \# | \# | \# | \# | 0 | \# |
| ADD A, (HL) | 1 | 7 | \# | \# | \# | \# | 0 | \# |
| ADD A, (IX + d) | 3 | 19 | \# | \# | \# | \# | 0 | \# |
| ADD A, (IY + d) | 3 | 19 | \# | \# | \# | \# | 0 | \# |
| ADC A, register | 1 | 4 | \# | \# | \# | \# | 0 | \# |
| ADC A, number | 2 | 7 | \# | \# | \# | \# | 0 | \# |
| ADC A, (HL) | 1 | 7 | \# | \# | \# | \# | 0 | \# |
| ADC A, (IX + d) | 3 | 19 | \# | \# | \# | \# | 0 | \# |
| ADC A, (IY + d) | 3 | 19 | \# | \# | \# | \# | 0 | \# |
| SUB register | 1 | 4 | \# | \# | \# | \# | 1 | \# |
| SUB number | 2 | 7 | \# | \# | \# | \# | 1 | \# |
| SUB (HL) | 1 | 7 | \# | H | \# | \# | 1 | \# |
| SUB (IX + D) | 3 | 19 | \# | \# | \# | \# | 1 | \# |
| SUB (IY + D) | 3 | 19 | \# | \# | \# | \# | 1 | \# |
| SBC A, register | 1 | 4 | \# | \# | \# | \# | 1 | \# |
| SBC A, number | 2 | 7 | \# | \# | \# | \# | 1 | \# |
| SBC A, (iiL) | 1 | 7 | \# | \# | \# | \# | 1 | \# |
| SBC A, (IX + d) | 3 | 19 | \# | \# | \# | \# | 1 | \# |
| SBC A, (IX + d) | 3 | 19 | \# | \# | \# | \# | 1 | \# |
| CP register | 1 | 4 | \# | \# | \# | \# | 1 | \# |
| CP number | 2 | 7 | \# | \# | \# | \# | 1 | \# |
| CP (HL) | 1 | 7 | \# | \# | \# | \# | 1 | \# |
| $C P(I X+d)$ | 3 | 19 | \# | \# | \# | \# | 1 | \# |
| $C P(I Y+d)$ | 3 | 19 | \# | \# | \# | \# | 1 | \# |

Flags Notation:
\# indicates flag is altered by operation
0 indicates flag is set to 0
1 indicates flag is set to 1

- indicates flag is unaffected


## One Handed Arithmetic

$====================$

One handed arithmetic is just our reminder that all of these operations in this chapter involve only 8 -bits and all of them must be carried out through our dominant hand, register A.

It seems that only our dominant hand knows how to add or subtract!

This fact is so ingrained in the $Z 80$ machine language mnemonics that the abbreviation ' $A$ ' is even omitted in some mnemonics. For example to subtract ' $B^{\prime}$ from ' $A$ ', we would normally expect to see SUB A,B
but in fact the mnemonic is
SUB B.

Despite this limitation on arithmetical instructions (being restricted to the $A$ register), the $Z 80$ language is very versatile in what we can actually add to whatever number we have on our dominant hand:

| ADD A, r | Add any single register to A |
| :--- | :--- |
| ADD A, n | Add any 8-bit number to A |
| ADD A, (HL) | Add the 8-bit number in the box whose <br> address is given by HL |
| ADD A, (IX + d) | Add the 8-bit number in the box whose <br> address is given by IX + d |
| Add the 8-bit number in the box whose <br> address is given by IY $+d$ |  |

You can appreciate the extremely versatile range of possible numbers we can add to whatever number is stored in $A$ - any number, any register and virtually any way we care to define a memory location.

The one that is missing is
ADD A, (nn)
where we define the address in the course of the program.

As a result the only way to get such an instruction would be to write:

LD HL, nn
ADD A, (HL)
Note also the favoured role of the $H L$ register again. We cannot specify the memory location using the $B C$ or $D C$ register pairs.

The other limitation implicit in all this is also the inherent limitation of 8 -bit numbers which can only hold values up to 255 , as we have already seen.

For example, LD A,80H

```
ADD A, 81H
```

will give a result of only 1 in 'A' but the carry flag will be set to indicate the result did not fit in.

If the hexadecimal arithmetic confuses you, it's a good exercise to convert the numbers to decimal and check the addition.

Hexadecimal addition and subtraction is the same as ordinary arithmetic:
$1+1=2$
$1+2=3$
etc. but when you get to $1+9$ you get
$1+9=A$
$1+\mathrm{A}=\mathrm{B}$
etc. and when you get to $1+\mathrm{F}$ you get
$1+F=10$
This is because the 'carry' into the next column happens when you get a number bigger than ' $F$ ' instead of '9' as in decimal arithmetic.

The results of our machine language program above would therefore be as follows:

$$
80
$$

$+\quad 81$
101H as $8+8=16 \rightarrow 10 \mathrm{H}$
What can you do about this carry error?:

The designers of the $Z 80$ have provided us with another instruction similar to ADD, but which takes into account possible overflows into the Carry.

This is a very useful instruction: "ADC", which we read as "ADD WITH CARRY".

This is exactly the same as the "ADD" instruction, with the same range of numbers, registers, etc., which can be added to Register 'A', except that the carry is added on (if it is set).

This makes it possible to add numbers greater than 255 together, by a chaining operation:
eg. to add 1000 (ie. 03E8H) to 2000 (ie. 07DOH) and store the result in BC :

| LD A,E8H | ; Lower part of 1 st no. |
| :--- | :--- |
| ADD A,DOH | ; Lower part of 2 nd no. |
| LD C,A | ;Store result in C |

LD A, $03 \mathrm{H} \quad$;Higher part of lst no. ADC A,O7H ;Higher part of 2 nd no. LD B,A ;Store result in B

After the first addition (E $\mathcal{E}+\mathrm{DO}$ ) we will have the carry set (because result was greater than FF ) and Register A containing B8 (check this for yourselves!)

The second addition $(3+7)$ will yield not $O A H$ ( $=10$ decimal) as might seem on the surface but $O B H$ ( $=11$ decimal) because of the carry.

The final result is therefore $O B B 8 H=3000$ ! This chaining could go on to take care of any size number, and the result stored in memory rather than in a register pair.

8-BIT SUBTRACTION:


This is exactly the same as 8-bit addition. Two sets of commands exist, one for ordinary subtraction, and one for subtraction with carry:

```
SUB s - Subtract s
SBC s - Subtract s with carry
```

The notation 's' is meant to denote the same range of possible operands as for the add instruction.

Let us sten back from machine language for a moment and consider exactly what it is we mean when we compare two numbers:

We know what happens when the two numbers being compared are the same - they are 'equal'. One way to denote this in an arithmetical format would be to say that the difference between the two numbers was zero.

What if the number being compared is greater than the first number (comparison does imply relating two numbers: we compare a number with what we already have on our fingers)? Then the result after subtracting the new number would be negative.

Similarly if the new number is smaller, then the difference would be positive.

We can use these concepts to devise a system of comparisons in machine language. All we need are the flags and the subtract operation. Suppose we wish to compare a range of numbers with 5 , say:

$$
\begin{array}{ll}
\text { LD A,5 } & \text {;Number we have } \\
\text { SUB N } & \text {;Number being compared }
\end{array}
$$

Then we will have the following results -
If $N=5$ Zero flag set; carry flag not set
If $\mathrm{N}<5$ Zero flag not set, carry no set
If $\mathrm{N}>5$ Zero flag not set, carry flag set

It is therefore clear that the test for equality will be the zero flag, and the test for "greater than" will be the carry flag. (The test for "less than" is the absence of joth flazs).

The only inconvenience of this method is that the contents of 'A' have been altered by the operation.

Fortunately we have the "CP s" operation. This is read in English as "compare". Note that it can only compare what we already have in the 'A' register; the range of possible numbers to be compared are the same as for addition.
"Compare" is exactly the same as "subtract" except that the contents of 'A' are unchanged. The only effect is therefore on the flags.

Eight-bit arithmetic on the 280 is limited to

- addition
- subtraction
- comparison
and can only be performed through the A register.
Given this limitation, however, a wide range of addressing modes exist.

Because of the inherent nature of 8 -bit numbers, we must always be careful about overflow. The carry flag (as well as all other flags) is affected by arithmetical operations. We can use this as a warning of overflow.

Additional instructions (add with carry and subtract with carry) allow us to chain arithmetical operations to deal with overflow.

| Mnemonic | Bytes | Time | Effect on Flags |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | Z | PV | S | N | H |  |
| AND Register | 1 | 4 | 0 | $\#$ | $\#$ | $\#$ | 0 | 1 |  |
| AND Number | 2 | 7 | 0 | $\#$ | $\#$ | $\#$ | 0 | 1 |  |
| AND (HL) | 1 | 7 | 0 | $\#$ | $\#$ | $\#$ | 0 | 1 |  |
| AND (IX + d) | 3 | 19 | 0 | $\#$ | $\#$ | $\#$ | 0 | 1 |  |
| AND (IY + d) | 3 | 19 | 0 | $\#$ | $\#$ | $\#$ | 0 | 1 |  |
| OR Register |  | 1 | 4 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |
| OR Number | 2 | 7 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
| OR (HL) | 1 | 7 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
| OR (IX + d) | 3 | 19 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
| OR (IY + d) | 3 | 19 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
|  |  |  |  |  |  |  |  |  |  |
| XOR Register | 1 | 7 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
| XOR Number | 2 | 7 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
| XOR (HL) | 1 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |  |
| XOR (IX + d) | 3 | 19 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |
| XOR (IY + d) | 3 | 19 | 0 | $\#$ | $\#$ | $\#$ | 0 | 0 |  |

Flages Notation:
\# Indicates flag is altered by operation
0 Indicates flag is set to 0
1 Indicates flag is set to 1

- Indicates flag is unaffected


## Logical Operators

There are three operations which are as valuable in the field of machine (or assembly) language programming as the more commonly used addition, subtraction, multiplication or division are in ordinary arithmetic.

These are generally referred to as Boolean operators after the man who formulated the rules of these operations. These operations are:

```
AND
OR
XOR
```

We are already familiar with the concept of operations which apply to an entire 8 -bit number, but the reason that these operations are so valuable is they operate on the individual bits of the number (or fingers of the CPU's hand).

Let us look at one of these operations, 'AND':
Bit A Bit B Result of Bit A 'AND' Bit B

| 0 | 0 | 0 |
| :--- | :--- | :--- |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |

It is obvious that the result of an 'AND' operation is to give us a '1' only if $A$ and $B$ both contained a 'l'.

In machine language, if you AND two numbers, the result is what you would get if you 'AND'ed each of the individual bits of the two numbers.

You may be asking yourself - "What is the point of such an operation?'"

The 'AND' operation is extremely useful in that it allows us to mask a byte so that it is altered to contain only certain bits:

If, for example, we wish to limit a particular variable to the range of $0-7$ only, we quite clearly wish to indicate that we want only the bits $0-2$ to contain information. (If bit 3 contained information, the number would be at least 8).

```
eg.
```



If we therefore take a number whose value we do not know and apply
the 'AND' operation with '7', the result will be a number which lies in the range $0-7$.
eg. $\quad 01110 \quad 1001=105$
$0000001111=7$ =)Mask
result of AND

$$
\begin{array}{llllllll}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \quad 1 \Rightarrow \text { in } \\
\text { range } 0-7
\end{array}
$$

Note that the $Z 80$ chip only allows for the 'AND' operation to take place with the 'A' register. 'A' can be 'AND'ed with an 8-bit number, any of the other 8 -bit registers, with (HL), with (IX+d), or with (IY+d).
eg. AND 7 Note that as only the 'A' register AND E can be acted on, it need not be AND (HL) mentioned in the instruction.

The same range of possibilities and the restriction to Register A is true for the other Boolean operations, 'OR' and 'XOR'.

The 'OR' operation is very similar in concept to the 'AND' operation:
Bit A
Bit B
Bit A 'OR' Bit B

| 0 | 0 | 0 |
| :--- | :--- | :--- |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

It is obvious that the result of an 'OR' operation is to give us a 'l' if either A or B contained a 'l'.

Again you may be asking what is the point of such an operation.
The 'OR' operation is also extremely useful in that it allows us to set any bits in a number: if, for example, we wished to ensure that a number was odd, then quite clearly we have to set Bit 0 . (The same result could be obtained by using the 'set' instruction).

| LD | A, Number |
| :--- | :--- |
| OR | 1 |

;make number odd
The above two lines would be a typical assembly listing.
The concept of 'XOR' - pronounced 'exclusive or' - is also easy to understand but its actual use in programming is more limited.

The result of 'XOR' is a 'l' only if one of $A$ or $B$ contains a 'l'.
In other words, the result is the same as for the 'OR' operation in
all cases except when both $A$ and $B$ contain a 'l'. $X O R=$ ) $O R$ - AND

Bit A Bit B Bit A 'XOR' Bit B
0
0
0
1
0
1
0
1
1
1
0

The last thing we must consider is the effect that these operations have on the flags.

| Zero Flag | This flag will be on ( $=1$ ) if the result is zero |
| :---: | :---: |
| Sign Flag | This flag will be on (=1) if bit 7 of result if set |
| Carry Flag | Flag will be off (=0) after 'AND' 'OR' 'XOR' ie. carry will be reset. |
| Parity Flag <br> (Note that this | This flag will be on (=1) if there is even no. of bits in the result: |
| flag also doubles | $011100111100 \Rightarrow 0 F F$ |
| as overflow flag) | $\begin{array}{llllllllllll}0 & 1 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |
| Half-Carry Flag ) | Both flags turn off ( $=0$ ) after 'AND' 'OR' 'XOR'. |
| Subtract Flag ) | These flags are useful if 'BCD' arithmetic is being used. |

Use of Boolean Operations on Flags:

There is a special case of the Boolean operators which is very handy - the case of the register A operating on itself. AND A A is unchanged, carry flag cleared OR A A is unchanged, carry flag cleared XOR A A is set to O, carry flag cleared.

These instructions are often popular because they require only one byte to do what might otherwise require two, such as LD $A, O$.

The carry flag often needs to be cleared - eg. as a matter of routine before using any of the arithmetic operations such as ADC Add with carry SBC Subtract with carry.
and this can easily be done by the instruction AND A without affecting the contents of any of the registers.

There are three logical operators which are useful in machine language:

These only operate on 8-bit numbers and one of these numbers must be stored in the A register. The result of the operation is returned in the A register.

Note that the meaning of the AND operation in machine language is different to its meaning as a BASIC instruction.

The logical operators examine the individual bits of the two numbers, and are therefore useful in masking numbers or setting individual bits.

## Coping with Two Handed Numbers

So far, we have been dealing only with one-handed (8-bit) numbers, but we have talked about the fact that the CPU can also handle two-handed (16-bit) numbers in some cases.

One case we have already mentioned is the index registers. These "feet" have 16 "toes" (16 bits), and can only handle 16-bit numbers.

As well, we know that using two hands together, we can sometimes hold a 16-bit number. We called these hands that go together "register pairs". They are BC, DE, and HL.

The CPU deals with 16 -bit numbers in much the same way that you or I would deal with heavy objects: we need two hands, we are not very adept at manipulating such objects, and the way we handle them is slow and limited.

Let us now examine the various addressing modes (possible contortions?) available for dealing with 16 -bit numbers.

Immediate Extended addressing:

```
LD rr, nn
(or other instruction)
```

This is the equivalent of 8 -bit immediate addressing. It is merely immediate addressing extended so as to accomodate 16-bit data transfer.

As a general rule instructions that operate on 16 -bit numbers are longer and slower than those for 8 -bits. For example, while 8-bit immediate addressing instructions are 2 bytes long (one for the instruction and one for the number), the extended version - ie 16 -bit - requires three bytes.

The format for Immediate Extended Addressing is as follows:

| Byte 1 | Instruction |  |
| :--- | :--- | :--- |
| Byte 2 | $n 1$ | Low order byte of <br> the number |
| Byte 3 | $n 2$ | High order byte of <br> the number. |

We use this type of addressing instruction to define the contents of a register pair, for example a pointer to a memory location.

You may recall that register addressing is the name we give to an instruction if the value we want to manipulate is stored in one of the registers.

The same holds true for 16 -bit instructions, except that there are only a few instructions of this type in the CPU's repertoire. These are mainly relating to arithmetical operations, and extremely limited in the register combinations allowed.
e.g. ADD HL, BC

We will mention here again the preference the CPU has for its HL register pair. This is where the muscle goes, and some instructions can only be carried out by this register pair. This is true of the arithmetical instructions, and we deal with this in detail in a later chapter.

Register indirect addressing:

Register indirect addressing is the name we give to instructions where the value we want is in memory, and the address of the memory location is held by a register pair.

In the 280 , this type of addressing is again mainly applied using the register pair HL
e.g. JP (HL)

Extended addressing:

Extended addressing is similar in concept to register indirect extended addressing, except that the value you want is not held in a register pair, but in a pair of memory locations.
e.g. LD HL, (nn)
where $n n$ must be specified at the program stage.

Using the EZ Code Machine Language Editor, enter the following programs:

1. Immediate extended addressing:

| 010F00 | LD BC, 15 | ; load $B C$ with value 15 |
| :--- | :--- | :--- |
| C9 | RET | ;return |

When this program is run, you will see that the value of USR on return from the machine language program is 15 , just as we defined it.

Note how limited this type of addressing is: you must specify the value of the number in the program.
2. Register addressing:

We will now add a line to the program above:

| 210040 | LD HL, 4000H | ; load HL with 16384 |
| :--- | :--- | :--- |
| 010 F00 | LD BC, 15 | ; load BC with 15 |
| 09 | ADD HL, BC | ; add the two numbers |
| C9 | RET | ;return |

If you run this program, you will still get the same answer as above, namely 15 ! Why? Didn't we add 16384 ?

The answer is that we did, but it all happened in the HL register pair, so we didn't see any of it! To see what happened, we have to add a few lines, as follows:
3. Extended addressing:

| 210040 | LD | HL, 4000H |  |
| :---: | :---: | :---: | :---: |
| 010F00 | LD | BC, 15 |  |
| 09 | ADD | HL, BC |  |
| 22647D | LD | (7D64H) , HL | ; put HL in 32100 and 32101 |
| ED4B647D | LD | BC, ( 7 D 64 H ) | ; get value of $B C$ from ; 32100 and 32101 |
| C9 | RET |  |  |

This method of transferring information from HL to BC would not actually be used in programming, as the PUSH and POP instructions are more efficient, but it does illustrate what needs to be done at times to overcome the limited addressing modes of the $Z 80 \mathrm{CPU}$.

You can examine memory locations 32100 and 32101 using the "mem" command to check on this program as well.


## Manipulating Numbers with Two Hands

In the earlier chapters we have seen just how agile the CPU can be in manipulating numbers on one hand, and we have just discussed the way it can handle two-handed numbers.

The CPU's mathematical ability is such that he can perform very complex calculations involving large numbers with only one hand. Why then bother with two-handed numbers?

There will be times when you will find it is impossible to specify everything you want with just 8 -bit numbers. If we were limited to just the range of $0-255$ of the 8 -bit numbers our computer would indeed be a very limited machine.

The most glaring example of needing 16 -bit numbers is specifying the address of a memory location. We implied that such a manipulation would be possible when we discussed instructions such as LD A, (HL).

The slow way of doing things would be to load each individual register in the register pair, as we did in previous exercises.

Fortunately for us there are some (but only a few) instructions on the Z 80 chip which allow us to manipulate 16 -bit numbers. In this chapter we shall be dealing with loading 16 -bit numbers, while the next chapter will deal with 16 -bit arithmetic.

Specifying Addresses with 16-Bit Numbers:

Please note that all addresses must be specified by a 16 -bit number.

You just can't specify an address with only 8 -bits, even if it is only addresses from 0 to 255. The way the CPU works, it's not an address unless it is 2 bytes of 8 bits each.

We implied this when we used the short shorthand of
LD A, (nn)
So also remember that 16 -bits numbers are stored in register pairs high number first (check again with our chapter on "A Look into the CPU" . . . - "HL" stands for $H=$ 'high"; L = "low").

Storing 16 -Bit Numbers In Memory
================================

There is one facet of 280 design which is very difficult to explain or justify:

| Mnemonic B | Bytes | Time | Effect |  |  |  | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | Z | PV | S | N | H |
| LD Reg pair, Number | 3/4 | 10 | - | - | - | - | - | - |
| LD IX, Number | 4 | 14 | - | - | - | - | - | - |
| LD IY, Number | 4 | 14 | - | - | - | - | - | - |
| LD (Address), BC or DE | 4 | 20 | - | - | - | - | - | - |
| LD (Address), HL | 3 | 16 | - | - | - | - | - | - |
| LD (Address), IX | 4 | 20 | - | - | - | - | - | - |
| LD (Address), IY | 4 | 20 | - | - | - | - | - | - |
| LD BC or DE, (Address) | 4 | 20 | - | - | - | - | - |  |
| LD HL, (Address) | 3 | 16 | - | - | - | - | - |  |
| LD IX, (Address) | 4 | 20 | - | - | - | - | - |  |
| LD IY, (Address) | 4 | 20 | - | - | - | - | - |  |

## Flags Notation:

\# Indicates flag is altered by operation
0 Indicates flag is set to 0
1 Indicates flag is set to 1

- Indicates flag is unaffected

When loading 16 -bit numbers into memory, the reverse convention from that of register pairs is used.

The low bit is always stored first in memory!

Let us consider a situation where we place the contents of HL into memory:

Before:
Location Contents

|  |  | 32000 | 00 |
| :--- | :--- | :--- | :--- |
| $H$ | $L$ | 32001 | 00 |
| 01 | 02 | 32002 | 00 |

Let us assume that HL contains the number 258 decimal $=0102 \mathrm{H}$. The memory locations are all empty.

| After: | Location | Contents |  |
| :--- | :--- | :--- | :---: |
|  |  | 32000 | 02 |
| H | L | 32001 | 01 |
| 01 | 02 | 32002 | 00 |

The convention with 16 -bit numbers stored in memory (and in program listings) is that the low bit is always stored first.

There is no justification for that decision except to say that this was what the designers of the $Z 80$ came up with and we now have to live with it.

Please be sure to read this carefully and make sure that you are familiar with this reversal of convention. It is likely to be the single most important source of errors in programs:

In registers: High bit stored first
In memory and programs: Low bit stored first

It is not something that can be glossed over and ignored as every time you deal with a 16-bit instruction in machine code you will need to think carefully about the order of the low and high bits.

Do not however feel put off by this - life on the $Z 80$ would be virtually impossible without 16 -bit instructions and it's a price we have to pay.

You can check this for yourselves by "running" this instruction using the "EZ Code Machine Language Editor" and then examining the contents of memory using the "mem" command.

Loading 16-Bit Numbers

The 16 -bit load group at its simplest comprises of loading a 16 -bit number in the register pair. The general mnemonic abbreviation is

LD rr, nn
Once again we are using the notation of 2 letters to indicate a 16-bit number. "rr" means any register pair, "nn" any 16 -bit number.

For those of you without the benefit of an assembler - that is if you have to convert the mnemonics into code by hand using the tables at the back of the book - then the discussion we had on the order of the 16 -bit numbers in memory becomes crucial.

Even if you do have an assembler, you should be aware of these reversals of order to enable you to "read" the code when peeking into memory.

Let us look at a specific example:
Load HL with 258
The mnemonic for this is
LD HL, O1O2H

The instruction for 'LD HL, nn' is, as you will find at the end of the book,

21 XX XX

This means that, the number 0102 H needs to be inserted in place of the 'XX XX'. But because of the reversal rule, we do not enter this as 1002 H .

The proper instruction is therefore:
210201
In our examples we will show you this as
210201
LD HL, O102H ( = 258)

You may not have problems entering our programs, but you must be very familiar with this so that it is not a problem when you write your own programs.

Other 16-Bit Load Instructions

As well as being able to load l6-bit numbers directly into the register pairs we can also load 16 -bit numbers directly into the index registers (which are both 16 -toe feet, as you will remember).

LD IX, nn
LD IY, nn

We can also manipulate information between a register pair and two successive locations in memory. (This is the 16 -bit equivalent of loading the information from a single register into a single memory location).

The general instructions are
LD (nn), rr
LD (nn), IX
LD (nn), IY
Remember that brackets are the shorthand for "contents of", so that the last instruction would be read as 'load the contents of memory location $n n$ with the value in register IY'.

Because we are dealing with 16 -bit numbers, we are actually loading the memory location specified and the following memory location into the register pair. It is not necessary to specify both addresses (because the CPU can figure out the address of the second location) but be careful not to confuse 8-bit operations with 16-bit operations.

The reciprocal nature of many of the instructions is also apparent here, and we can also load a register pair or index register with whatever is in a specific pair of memory locations:

> LD $\mathrm{rr},(\mathrm{nn})$ LD IX, LD n ) (nn)

Exercise:

We know from the Spectrum manual that the start of spare space can be obtained by looking at the contents of memory locations 23653 and 23654.

In BASIC we can determine this by using the line PRINT PEEK 23653 + 256 * PEEK 23654

We will now perform the same task using machine language:
(23653 $=5 \mathrm{C} 65 \mathrm{H}$ )

```
ED 4B 65 5C LD BC, (23653)
C9
RET
```

NOTE VERY CAREFULLY THAT THE NUMBERS ARE ENTERED LOW BYTE FIRST AND YOU WOULD GET A TOTALLY ERRONEOUS ANSWER IF YOU WERE TO ENTER THEM THE OTHER WAY AROUND.

On the Spectrum, we know that once the program is finalised the position of the spare memory is fixed and we only need to determine
this once in each program.

We use the $B C$ register to get the information because, as you will recall, the value of USR is the contents of the $B C$ register pair when the machine language program has finished.

Note that "LD BC, (NN)" is a four-byte instruction!

You can use similar programs to determine the value of any of the two byte variables listed in the Spectrum manual on pages 173 176.


We can load 16 -bit numbers into any of the register pairs or into the index registers either by specifying the 16 -bit number or the memory location where the 16 -bit number is to be found.

Similarly we can transfer into memory a 16 -bit number from any of the register pairs of from the index registers.

The only point to note very carefully is the peculiar order that 16 -bit numbers are stored by the Z 80 CPU in memory (and therefore in program instructions involving 16-bit numbers):

The low byte is always stored first !!!

| Mnemonic | Bytes | Time |  | Eff | ect | on |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | Z | PV | S | N | H |
| PUSH Reg pair | 1 | 11 | - | - | - | - | - | - |
| PUSH IX or IY | 2 | 15 | - | - | - | - | - | - |
| POP Reg pair | 1 | 10 | - | - | - | - | - | - |
| POP IX or IY | 2 | 14 | - | - | - | - | - | - |
| LD SP, Address | 3 | 10 | - | - | - | - | - | - |
| LD SP, (Address) | 3 | 20 | - | - | - | - | - | - |
| LD SP, HL | 1 | 6 | - | - | - | - | - | - |
| LD SP, IX or IY | 2 | 10 | - | - | - | - | - | - |

Flags Notation:
\# Indicates flag is altered by operation
0 Indicates flag is set to 0
1 Indicates flag is set to 1

- Indicates flag is unaffected



## Manipulating the Stack

You may recall the image we developed in the beginning of the book of the stack as being where the CPU was able to keep information without having to remember the address of that particular information.

One of the advantages, possibly inadvertent, of the stack operations is that we can only PUSH and POP information in two handed (16-bit) lots. This is because the stack is primarily designed to remember addresses and we need to specify addresses as l6-bit numbers.

The general instructions for pushing information to the stack are PUSH rr PUSH IX PUSH IY
and the general instruction for popping information back from the stack are

| POP | rr |
| :--- | :--- |
| POP | IX |
| POP | IY |

These are exceptionally simple instructions, and you will note the lack of need to specify an address.

For the ordinary register pairs - ie. not the index registers these instructions are only a single byte long and therefore very economical in terms of programming space.

PUSH instructions are also not destructive: that is, the l6-bit register still contains the same information after the PUSHes.

Note that because we can PUSH any register pair and POP any register pair, the register you POP needs not be the same as the one you PUSHed!

For example

| PUSH | BC |
| :--- | :--- |
| POP | HL |

The effect of these two instructions is to leave the contents of the $B C$ register urrchanged but set the $H L$ register to whatever the contents of the $B C$ register was at the time of the PUSH instruction.

This effectively adds an instruction of the type
LD rr, rr'
to the 16 -bit load group which was conspicuously missing.

As each of PUSH and POP instruction for register pairs is only one byte long, the cost in terms of memory is not expensive.

The other extra benefit is that we are able to PUSH or POP the register pair AF! This is one of the few instructions where $A F$ is treated as a register pair, but it is obviously sensible because there are many times when we would like to preserve the contents of the flags.

What this means is that you can PUSH AF (in effect making a note of what $A$ and $F$ are), perform calculations which may affect the flags as an undesirable side effect, and then POP back AF, leaving the flags unchanged.

Moving the Stack Around:

As you know, the real strength of the PUSH and POP instructions is that we do not have to think about the addresses where the numbers are PUSHed to or POPed from.

You will surely agree that it does not necessarily make sense that the same area of memory should serve as a stack area whether you have 16 K of memory or whether you have 48 K .

The way the CPU actually keeps track of the address of the stack is by means of a "stack pointer", which can be thought of as a l6-bit register. We mentioned this briefly in our discussion of registers, but not in any of the LOAD, etc. instructions because it is not a register that can be manipulated in the same manner as the other registers.

The main thing one would want to do with the stack pointer is to define its position in memory, and that is exactly the type of instruction that is available:

```
LD SP, nn
LD SP, (nn)
LD SP, IX
LD SP, IY
```

You can examine the stack of the Spectrum by using the "mem" command of the "EZ Code Machine Language Editor" program, and looking in the last $30-40$ bytes before RAMTOP.

末
Do not change the contents of the locations in the stack

Almost any change will cause your Spectrum to crash - the screen will go blank and you will have to turn the power on again. This is because the operating system places a lot of information it
requires on the stack and changes will cause it to bomb out.
For the same reason do not try to manipulate the position of the stack pointer unless you are sure of what you are doing.

Note:

In a well organized program the number of POPs and PUSHes should end up the same no matter which path the program follows. Any miscalculation may lead to strange results.

Exercise:

We can use these instructions to examine the address at which the USR subroutine is called from by 'POP'ing the value out of the stack and into the return register $B C$. The following program shows how:

| C1 | POP BC | ;Get address in BC |
| :--- | :--- | :--- |
| C5 | PUSH BC | ; Put it back on the stack |
| C9 | RET |  |


| Mnemonic | Bytes | Time |  | Eff |  |  | F1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | 2 | PV | S | N | H |
| ADD HL, Reg pair | 1 | 11 | \# | - | - | - | 0 | ? |
| ADD HL, SP | 2 | 11 | \# | - | - | - | 0 | ? |
| ADC HL, Reg pair | 2 | 15 | \# | \# | \# | \# | 0 | ? |
| ADC IX, SP | 2 | 15 | \# | \# | \# | \# | 0 | ? |
| ADD IX, BC or DE | 2 | 15 | \# | - | - | - | 0 | ? |
| ADD IX, IX | 2 | 15 | \# | - | - | - | 0 | ? |
| ADD IX, SP | 2 | 15 | \# | - | - | - | 0 | ? |
| ADD IY, BC or DE | 2 | 15 | \# | - | - | - | 0 | ? |
| ADD IY, IY | 2 | 15 | \# | - | - | - | 0 | ? |
| ADD IY, SP | 2 | 15 | \# | - | - | - | 0 | ? |
| SBC HL, Reg pair | 2 | 15 | \# | \# | \# | \# | 1 | ? |
| SBC HL, SP | 2 | 15 | \# | \# | \# | \# | 1 | ? |
| Flags Notation: |  |  |  |  |  |  |  |  |
| Indicates flag is altered by operation |  |  |  |  |  |  |  |  |
| 0 Indicates fla | is $s$ | to 0 |  |  |  |  |  |  |
| 1 Indicates fla | is s | to 1 |  |  |  |  |  |  |
| Indicates fla | is u | fecte |  |  |  |  |  |  |
| Indicates eff | ect is | t kno |  |  |  |  |  |  |

## Two Fisted Arithmetic

One of the benefits of being able to have l6-bit capabilities on what is effectively an 8-bit processor is that we can use the l6-bits to specify addresses, or to perform calculations involving integer numbers up to 65,355 (or in the range $-32,768$ to $+32,767$ if negative numbers are to be permitted).

In this light it is easy to see why in some early microcomputers, like the original Sinclair ZX80, all arithmetic in BASIC was limited to integer numbers in the range $-32,000$ to $+32,000$.

But even though we can perform some arithmetic with two hands, our title for this chapter gives a hint of what is to come - two handed arithmetic is a little clumsy compared to one-handed arithmetic. The range of options is just not there!

Favoured Register Pair:

In the same way that the 'A' register is the favoured register in 8 -bit arithmetic, so there is a favoured register pair in l6-bit arithmetic, and it is the $H L$ register pair.

This favoritism is not quite so pronounced as in the 8-bit case, so we do not omit the name of the register pair.

## Addition:

The additions are quite straightforward:
ADD HL, BC
ADD HL, DE
ADD HL, HL
ADD HL,SP

But that is it!

Note that it is not possible to add an absolute number to HL - eg. 'Add HL, $n n^{\prime}$ is not permitted. To perform that kind of calculation we need to:

$$
\begin{array}{ll}
\text { LD } & \mathrm{DE}, \mathrm{nn} \\
\text { ADD } & \mathrm{HL}, \mathrm{DE}
\end{array}
$$

When you consider that this now ties up four of the 8 -bit registers out of a total of 7 , you realise it's not something you want to do too often.

Note also that there is no addition betwen $H L$ and the index registers. You will also remember that there is no LOAD instruction which permits you to transfer the contents of IX or IY
to $B C$ or $D E$, so the only way to do such an addition would be like:
PUSH IX
POP DE
ADD HL, DE
The one point of note is the 'SP' register - the stack pointer. This is one of the very few operations where 'SP' is treated like a proper register, but obviously you can't use it as a variable! Think of what would happen to all the POPs and PUSHes if you varied the contents of 'SP' at will!

Effect on Flags

16-bit arithmetic is where the carry flag really comes into a field of its own, because as you can see from the table at the beginning of this chapter, the only other flag that is affected by the 'add' instruction is the 'subtraction' flag (and all we are saying is that the 'add' instruction is not a subtraction!)

The carry flag will be set if there is an overflow from the high bit of 'H' - any overflow from 'L' is automatically placed into 'H' by the calculation.

Add With Carry:

Because of the limited nature of 16 -bits, we are able to chain additions just as in the 8 -bit case. The instruction "add with carry' - mnemonic 'ADC' - operates in a similar manner to 'add' and with the same range of register pairs:

$$
\mathrm{ADC} \quad \mathrm{HL}, \mathrm{BC}
$$

ADC $\mathrm{HL}, \mathrm{DE}$
ADC HL, HL ADC HL,SP

## 16-Bit Subtraction

16-bit subtraction is also a very straightforward operation, but there is no subtraction without carry: if you are not sure of the status of the carry flag, be sure that your program includes a line to clear the carry flag before any subtraction operation.

SBC HL,BC
SBC HL,DE
SBC HL,HL
SBC HL,SP
(That last instruction has obvious application: set HL to the end of the memory used by your program, screen display and variables,
subtract $S P$, and the result (negative) will be the amount of free space. Can you write a simple program to do that? See the end of the chapter to confirm your solution).

Effect Of Carry Arithmetic On Flags:

You may have noticed that three other flags are affected by the 'add with carry' and 'subtract with carry' that were not affected by the simple 16 -bit addition instructions.

These are the zero flag, the sign flag and overflow flag. Each of these is set according to the result of the operation.

Index Register Arithmetic:

Index registers are totally limited to addition without carry!
Furthermore the range of registers that can be added to the index registers is extremely limited:

Adding the ' $B C$ ' or ' $D E$ ' register pair
Adding the index register to itself Adding the stack pointer.

Solution to Memory Left Exercise:

The end of the memory space the program uses is defined by the contents of the STKEND memory location. This is defined as 23653 and 23654 in the Spectrum manual.

Obviously if we load HL with the contents of that location we are halfway there:

LD HL, (STKEND)
then subtract the 'stack pointer' (SBC HL,SP ?)

Because of the 'carry' we need to clear the carry flag. This is most easily achieved by the 'AND A' instruction, which is covered earlier in the book ( p 77 ).

$$
\begin{array}{ll}
\text { AND } & \text { A } \\
\text { SBC } & H L, S P
\end{array}
$$

Three-quarter marks if you knew you had to allow for the carry but didn't know how to do it. One-quarter marks if you forgot all about the carry.

Because the stack pointer is in higher memory than the top of your program (or else you are in diabolical trouble) the result will be negative.

Let us now proceed to get the number of bytes left as a positive number, using the ' $B C$ ' register ('DE' would be just as good for this). We first want to shift $H L$ to $B C$, but there is no 'load' instruction to do this and we will need to use a push followed by a pop:

PUSH HL
POP BC

HL still has the same information as before, so $H L=B C$.

To get $H L=-B C$, subtract $B C$ from HL twice (but don't forget that the carry has just been set by the subtraction so must be cleared again):

AND A
SBC HL, BC
SBC HL, BC
HL now contains the negative value of what it contained before ie. the positive number of bytes left.

We now need to get the number back into the $B C$ register pair again to get a result from the 'USR' function. To get HL back into BC:

PUSH HL
POP BC.
and finally a return from the USR function: RET

Did you get this right?
Notice how handy the stack is!


## Loops and Jumps

Loops and jumps are what gives a computer program real power. Once you have the ability to make decisions and to execute different bits of programs as a result of previous calculations you are really getting places.

This freedom can also cause problems, create programs which are difficult to follow, and almost impossible to debug.

I would strongly suggest that you design your computer programs carefully before writing any machine code, and that is why we have included the chapter "Planning Your Machine Language Program". I emphasise this now because loops and jumps are what will entice you away from good program design.

Machine Language Equivalent of 'GOTO':

In BASIC, you are familiar with the instruction 'GOTO', which transfers control of your program to the instructions in the line you 'GOTO'.

Nothing could be simpler to implement in machine language: just specify the memory location where you would like the CPU to find ${ }^{\prime}$ the next instruction and you are half-way there.

The most simple instruction is "Jump To":

| JP | XX XX |
| :--- | :--- |
| JP | (HL) |
| JP | (IX) |
| JP | (IY) |

One of these instructions can also be made to be dependent on the status of one of the flags, such as the carry flag. This
conditional jump instruction is:
JP $\mathrm{cc}, \mathrm{nn}$
where $c c$ is the condition to be met. If we had
JP Z,0000
for example, this would be read "jump if zero flag is set to address '0000'. (This is the address the Spectrum jumps to when you turn the power on, and as such a 'JP' to zero might be used in a machine language program if you wanted to clear all the memory and start again with 'K').

Now note that the CPU does not allow for any mistakes. If you say 'JUMP', it will jump. Because almost any code can be construed as an instruction, the CPU does not care if you land it in the middle of data, or in the second byte of a two-byte instruction: it will read the byte at the address it finds and presumes that is the
start of the next instruction.

The way the CPU works out the jump instructions is really quite simple: it has a little counter called the "program counter" which tells it where to find the next instruction to be executed. In the normal course of programming (that is, without jumps) the CPU looks at the instruction to be executed and adds however many bytes there are to the instruction to the program counter.

Thus if it meets a 2-byte instruction, it adds 2, while a 4 -byte instruction will make it add 4 to the program counter.

When it comes across a "jump" instruction, it merely replaces the contents of the program counter with whatever value you have specified. That is why you cannot allow any errors to creep in.


We can describe the above instructions to be the machine language equivalent of a 'long jump' because the 16 -bit address allows us to jump to anywhere the $Z 80$ chip can possibly go.

The disadvantage of the long jump is that:
A. Often we don't want to jump that far but still have to use a 3-byte instruction.
B. We cannot easily relocate the program to another part of memory because we are specifying the absolute address.

It was mainly to overcome these two disadvantages that the 'short jump' was introduced. This is referred to as a "relative jump" and allows us to jump up to +127 bytes from our present position or up to - 128 bytes from the present position. ie. the distance jumped can be specified in one byte!

Relative Jump Instruction:

## JR d

where $d$ is the relative displacement.
We can also make the relative jump dependent on some condition, such as whether the carry is set, or the zero flag is set, for example. These conditional jumps are written as

JR cc, d
where $c c$ is the condition to be met.
The value of the displacement 'd' is added to the "program counter".

This means it takes the present value of the program counter and adds the relative value you have specified. The value you specify can be either positive - jumping forward - or negative - jumping backwards. If you check back to our chapter on negative numbers you will realise this means that relative jumps are limited to the range -128 to +127 .

Note that, when the CPU is executing a relative jump instruction, the program counter is already pointing to the next instruction which would be executed if the condition was not met.

This is because when the CPU comes across "JR" it knows that it has a 2-byte instruction to deal with and adds 2 to the program counter - the program counter is therefore pointing to the instruction after the relative jump!

Eg. In a program such as

| Location |  | Code |
| :---: | :--- | :--- |
| 32000 | ADD A,B |  |
| 32001 |  | JR Z,O2H |
| 32003 | LD B, O |  |
| 32005 | Next | LD HL, 4000H |

The following is the way the CPU deals with the program if it ignores the jump instruction at 32001 (ie. zero flag not set):

Load byte at 32000
Because the byte is only a l-byte instruction so set
program counter to 32001.
Execute instruction.
Load byte specified by Program Counter (32001)
Byte is part of 2 -byte instruction so add 2 to
Program Counter to make it 32003
Get next byte to complete instruction
Execute instruction
Load byte specified by Program Counter (32003)
Byte is part of 2-byte instruction so add 2 to
Program Counter (now eaqual to 32005)
Get next byte to complete instruction
Execute Instruction

At location 32001 the program encounters the Relative Jump instruction. If the zero flag is not set, as in our example above, the CPU does nothing.

In general, the CPU executes jump instructions as follows:
If the zero flag is set, add 2 more to the Program Counter (this would make it $=32005$ )
If the zero flag is not set, do nothing (Program Counter remains $=32003$ )

In other words, the relative jump allows us to jump over the instruction "LD B,O" in certain cases.

This also explains why there are two times shown for the time taken for this instruction. It takes less time to do nothing than to calculate the new program counter.

The CPU will therefore execute either the instruction at 32003 or the instruction at 32005 depending on the zero flag.

It is also possible to make the relative jump negative as we have already mentioned.

Exercise:

Because the relative jump is a 2-byte instruction, and the program counter is pointing to the next instruction after the relative jump, what would be the effect of an instruction which read:

JR -2

Machine Language "For ..... Next" Loops:

You are, I am sure, familiar with the BASIC form of the
"For . . . Next" loops:

FOR I $=1$ to 6
LET $\mathrm{C}=\mathrm{C}+1$
NEXT I

The machine language equivalent is similar but takes a different form. Let us consider how we could implement the machine language loop using the arithmetic functions and the relative jump:

| LOOP | LD B, 1 | ; Set counter to 1 |
| :---: | :---: | :---: |
|  | LD A, 7 | ;Max. of counter + 1 |
|  | INC C | ; $\mathrm{C}=\mathrm{C}+1$ |
|  | INC B | ; Increment counter |
|  | CP B | ; Is $\mathrm{B}=\mathrm{A}$ ? |
|  | JR NZ, LOOP | ; If not loop again |

This will work, but note the following:

We are tying up 2 register pairs, one to increase, and one to hold the maximum; and the instruction which increments the counter does not set any flags on completion.

A much better way would be if we counted down!

We know that we have to do the loop 6 times, so why not set 'B' to 6 and count down?
This will give us:

LD B,6 ; set counter
LOOP INC C $\quad$ C $=\mathrm{C}+1$
DEC B ;Decrease counter
JR NZ, LOOP ; Loop is not finished
You can see that this is a much more efficient way of doing things.
The $Z 80$ chip has a special instruction which combines the last two lines above.

This instruction is written as:

DJNZ d
and is read as "decrease (B) and jump if not zero". (The d is the relative displacement). This instruction is a 2-byte instruction and therefore saves one byte on the above coding.

Because of the existence of this special instruction, the 'B' register is usually used as a counting register.

The limitation of the 'DJNZ' instruction is that one can only count up to 256. DJNZ instructions can however be nested, if required:

LD B, $10 \mathrm{OH} \quad ; \mathrm{B}=16$
BIGLOOP PUSH BC ;Save value of 'B'
LD B,0 ; Set $B=256$
LITLOOP .....
. . . . . .
DJNZ LITLOOP ;Done 256 times?
POP BC ;Get back value of B
DJNZ ;Do bigloop 16 times

Exercise:

Try and write down on a piece of paper what would appear in each register after each instruction in the above program.

Waiting Loops:

There are times in machine language programs when things happen so fast it is necessary to just wait a little while. Examples that spring to mind are sending information to a cassette (the pips have to be spaced sufficiently far apart to be able to read them later) or sending information to a typewriter (imagine printing thousands of characters a second).

It is therefore useful to set up waiting loops using the DJNZ instruction:

```
    LD B, Count
WAIT DJNZ WAIT
```

The instruction 'DJNZ WAIT' will cause the CPU to jump back to the DJNZ instruction as many times as required to set ' $\mathrm{B}^{\prime}$ back to zero before proceeding again.

This should give you the answer to our exercise of what happens when you write

WAIT JR WAIT

You might be waiting quite awhile for the CPU to exit this loop!

| Mnemonic | Bytes | Time | Effect on Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | Z | PV | S | N | H |
| Call address | 3 | 17 | - | - | - | - | - | - |
| Call cc,address | 3 | 10/17 | - | - | - | - | - | - |
| RET | 1 | 10 | - | - | - | - | - | - |
| RET CC | 1 | 5/11 | - | - | - | - | - | - |

Note: cc is condition to be met for instruction to be executed. The following are the conditions which can be used:

| Flag | Abbreviation | Meaning |
| :---: | :---: | :---: |
| Carry | C | Carry Set (=1) |
|  | NC | Carry Clear ( $=0$ ) |
| Zero | 2 | Zero Set (=1) |
|  | NZ | Zero Clear ( $=0$ ) |
| Parity | PE | Parity Even ( $=1$ ) |
|  | PO | Parity Odd ( $=0$ ) |
| Sign | M | Sign Minus (=1) |
|  | P | Sign Pos. ( $=0$ ) |

Flags Effected:

Note that none of the flags are effected by the call or return instructions.

Timing:

Where two times are shown, the shorter time indicated is for the case of the condition not being met.

## Use of Subroutines

The use of subroutines is as easy in machine language programming as it is in ordinary BASIC programs, if not easier.

In fact, remember that using the 'USR' function in your BASIC program is really calling a subroutine: you will recall we need to have a 'RETurn' instruction to finish!

Therefore it is very easy for you to test certain subroutines independently of your main machine language program.

The major difference that you will face in implementing subroutines in your machine language program is that it is necessary for you to know the address where the subroutine starts.

This can cause a problem if you store the machine language routines in a variable array, because the address of this variable is not necessarily fixed. It also means that machine language programs that use subroutines cannot easily be relocated to new positions in memory.

Subroutines can also be called conditionally. This is the machine language equivalent of the basic statement:

```
IF (condition) then GOSUB (line)
```

Care should be taken when in a subroutine so as to not affect any flags or registers which are needed for the next comparisons. This is so you don't branch off again on a following CALL statement, "after returning to where you left off."

The difference is that the only conditions allowed are the status of four of the flags:

```
Carry flag
Zero flag
Parity flag (also overflow flag)
Sign flag
```

Remember that all these flags are set according to the last instruction which affected that particular flag.

It is therefore good practice to have 'CALL' or 'RETURN' instruction immediately after the instruction which sets the flag.

| eg. | LD | A, (Number) |
| :--- | :--- | :--- |
| CP | 1 |  |
| CALL | Z, One |  |
| CP | 2 |  |
|  | CALL | Z, Two |


| CP | 3 |
| :--- | :--- |
| CALL | $Z$, Three |

The above routine allows you jump to various routines depending on the value stored in the location 'number', but note that it assumes that the subroutines do not change the value in Register A !!! (Why?).

A shorter routine is possible if you know that there are only the above three possibilities for the value stored in 'number':

| LD | A, (Number) |  |
| :--- | :--- | :--- |
| CP | 2 |  |
| CALL | Z, Two | $; A=2$ |
| CALL | C,One | $; A(2=$ ) $A=1$ |
| CALL | Three | $; A) 2=$ ) $A=3$ |

This is because the instruction 'CP $2^{\prime}$ sets both the zero and carry flags and the call instructions do not affect any flags.

Similarly the use of the conditional return from a subroutine is very useful. (But not considered to be good programming practice).

Instructions for Block Compare and Move Group

| Mnemonic | Bytes | Time |  | Effect on |  |  | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Taken | C | Z | PV | S | N | H |
| LDI | 2 | 16 | - | - | \# | - | 0 | 0 |
| LDD | 2 | 16 | - | - | \# | - | 0 | 0 |
| LDIR | 2 | 21/16 | - | - | 0 | - | 0 | 0 |
| LDDR | 2 | 21/16 | - | - | 0 | - | 0 | 0 |
| CPI | 2 | 16 | - | \# | \# | \# | 1 | \# |
| CPD | 2 | 16 | - | \# | \# | \# | 1 | \# |
| CPIR | 2 | 21/16 | - | \# | \# | \# | 1 | \# |
| CPDR | 2 | 21/16 | - | \# | \# | \# | 1 | \# |

Flags Notation:
\# Indicates flag is altered by operation
0 Indicates flag is set to 0
1 Indicates flag is set to 1

- Indicates flag is unaffected

Timing:
For repeat instructions, the times shown are for each cycle. The shorter time indicated is for the case of the instruction terminating - eg. for CPIR, either $B C=0$ or $A=$ (HL).

## Block Operations

You should by now be very familiar with the language your computer understands - it's very much like learning a foreign language: when you can think in that language you know you have mastered it.

This chapter covers the last set of very useful instructions - the next few chapters deal with instructions that are nice to have around and in some circumstances come into their own, but in general terms you should be able to write machine language programs with what you already know.

Be sure however to read the chapter on planning your machine language program!

The instructions covered in this chapter are by their very nature able to leap tall buildings in a single bound, faster than a speeding bullet - in other words, instructions which can operate on a block of memory rather than just single 8-bit bytes.

Let's start with the simplest of these: CPI

With your knowledge of the $Z 80$ language, you should be able to immediately recognise this as a member of the "compare" family, and it is in fact an extended compare.

It is read in English as "compare and increase". (You will remember that one can only compare anything with the contents of Register ' $A$ ', and this does not need to be mentioned in the instruction.)
"CPI" compares 'A' with (HL) and increases HL automatically. This means that after the CPI operation, HL is already pointing to the next location ready for a repeat.

With such an instruction we might be able to write a routine to search all of memory for a particular match, as follows:

Search CPI
JR NZ, Search

In this way, unless a match is found (zero flag will be set as in all compare instructions) the program will keep on looking.

Unfortunately this is not such a good idea because unless a match is found the program will never end! Fortunately the designers of the $Z 80$ language thought of this and the CPI instruction also automatically decreases $B C$ !

We can therefore select at will the length of the block we wish to
search through and thus specify an end to the search.

Let's assume that the length of the block we are searching through is less than 255 bytes long, so that the $B C$ count would only be stored in the $C$ register, we could write:

| Search | CPI |
| :--- | :--- |
|  |  |
|  | JR Z, Found |
|  | INC C |
|  | DEC C |
|  | JR NZ, Search |
| Not found | $\ldots . .$. |
| Found | $\ldots$. |

Obviously a different routine would be implemented if the length of the block was more than 255 bytes. Note the use of the INC and DEC instructions to test whether $C=0$. These two instructions only require one byte each, and as they both affect the zero flag the net effect is to set the flag only if $C$ was originally zero. The other benefit is that this coding does not alter any of the other registers.

Now we could also wish to search a block of memory starting from the top rather than from the bottom, and we therefore have the instruction:

CPD
which is read in English as "compare and decrease". The decrease refers to HL of course, and the effect on $B C$ is still the same!

Even more powerful than these two instructions are the real supermen:

> CPIR
> CPDR

These are read as "compare, increase and repeat".
and "compare, decrease and repeat".

These 2-byte instructions are unbelievably powerful: they allow the CPU to automatically continue searching through the block of memory until either a match is found or the end of block is reached. (Naturally we have to specify A, HL and BC before starting, but even so this is unbelievably economical coding).

Because the instruction will stop for one of two possibilities (ie. match found in middle of block or no match at all) we have to ensure we use some code at the end to differentiate between the two possibilities.

You should be aware however that no matter the speed of machine language, CPIR and other similar instructions can be very time consuming instructions.

CPIR, for example, requires 21 cycles for each byte to be searched. Admittedly there are $3,500,000$ cycles in each second, but even so this means that searching through 3,500 bytes requires $1 / 50$ th of a second.

This may not seem like a very long time to you but when you realise that the screen is displayed every $1 / 50$ th of a second or so you realise that it can be significant.

The remaining block operations are along the lines of "Move it, Mate":

These are:

| LDI | LDIR |
| :--- | :--- |
| LDD | LDDR |

Obviously part of the "load" family these are read as: Load and increase Load, increase and repeat Load and decrease Load, decrease, and repeat

Taking the simplest one first, 'LDI' is really a combination of the following set of actions:

Load (DE) with (HL)
Increment DE, HL
Decrement BC

Note that this is the only instruction that will load from one memory location to another without having to be loaded into a register first.

The use of the 'DE' register as the destination address is very clever - this way you never forget which register holds the de-stination address!

The symmetrical instruction 'LDD' is exactly the same except that $H L$ and DE are decreased as loading proceeds. The difference between 'LDI' and 'LDD' is more important when the two blocks (the one where the information is and the one where the information is going) overlap.

Suppose we are using this instruction in a word processing application, and we want to delete a word from a sentence:

The big brown dog jumped over the fox.
$\begin{array}{lllllllllllllllllll}1 & 3 & 5 & 7 & 9 & 1 & 3 & 5 & 7 & 9 & 1 & 3 & 5 & 7 & 9 & 1 & 3 & 5 & 7 \\ 9\end{array}$

If we want to delete the word 'brown' all we need to do is to move
the rest of the sentence to the left by 6 characters.
$\mathrm{DE}=$ destination $=$ character 9
$\mathrm{HL}=$ source $\quad=$ character 15
$\mathrm{BC}=$ count $\quad=24$ characters.

Let us start with LDI: after one instruction we have
original $=$ The big brown dog jumped over the fox.
move one char: d (---d
new $\quad$ The big drown dog jumped over the fox.
and $\mathrm{HL}=10, \mathrm{DE}=16, \mathrm{BC}=23$.

After 2 more instructions:
The big dogwn dog jumped over the fox.

And after all the instructions have been completed:
The big dog jumped over the fox.e fox.
(If we had wanted the portion after the full stop to be blanked out this could have been achieved by adding blanks at the end of the original sentence and increasing $B C$ to say 30.)

If we now want to reverse the process and return the word 'brown' to the sentence, we can't simply use 'LDI' again because we will overwrite the information we want to shift:
eg. $\quad \mathrm{HL}=$ Source $=$ Character 9
DE = Destination $=$ Character 15
$\mathrm{BC}=$ Count $\quad=24$ Characters

After one instruction we would have:
original $=$ The big dog jumped over the fox.e fox.
move char d---) d
new $\quad=$ The big dog judped over the fox.e fox.
After 6 instructions we would have:
The big dog judog juver the fox.e fox.

So far so good. But another three gives:
The big dog judog jud og the fox.e fox.

The problem is that we have overwritten the information we want to transfer. You can verify this by trying to move one character at a time yourslef by hand.

It is therefore better to use the 'LDI' instruction, with the DE register pointing to the end of the sentence.x This will ensure the information woll not be overwritten in the move.

The instructions 'LDIR' and 'LDDR' are even more powerful, able to shift thousands of bytes around very quickly.

Write a short routine to transfer 32 bytes from the ROM part of memory to the screen.

Note how the 32 first bytes in the screen are arranged.

Now try 256 bytes, then 2048 bytes.

# Instructions that are less frequently used 

## Register Exchanges

We briefly discussed in the first few chapters the idea of the CPU having gloves it could put on or take off, and thus store some information in a place that is more accessible than memory locations.

You must remember that you cannot manipulate these alternate registers and the analogy with gloves is a very valuable one. While they will retain their shape, there is no way they can do any arithmetic or counting by themselves.

The first instruction is:
EX AF, AF'

This does exactly what its name suggests: "Exchange the register pairs $A F$ and $A F$ "". In the gloves analogy we would say "Swap gloves on the pair of hands $\mathrm{AF}^{\prime \prime}$. In other words, put on the spare set of AF gloves - you will remember the spare set is always denoted as $A F^{\prime}$.

The next general swap gloves instruction is:
EXX

This instruction swaps the gloves on all other 8 -bit registers as follows:

| B | C |  | $B^{\prime}$ | $\mathrm{C}^{\prime}$ |
| :--- | :--- | :--- | :--- | :--- |
| D | E | $(=)$ | $\mathrm{D}^{\prime}$ | $\mathrm{E}^{\prime}$ |
| H | L |  | $H^{\prime}$ | $\mathrm{L}^{\prime}$ |

This is therefore a very powerful instruction but its very power makes it limited in use. This is because it acts on all the registers at once and it is not possible to hold any value back.
(Except in register ' $A$ ' which is not affected by "EXX').
The only way around this problem is to write a short routine along the lines of:

| PUSH | HL |
| :--- | :--- |
| EXX |  |
| POP | HL |

This means that you have saved the values of $B C, D E$ and $H L$ in the alternate set of registers but still have HL's value to work with. The last instruction in this group does not really fall within the swap gloves type:

EX DE,HL

In this instruction $D E$ gets the contents of $H L$ and $H L$ the contents of $D E$.

This instruction is indeed very useful, because as we saw HL is a favoured register pair in many applications and there are times when the value we want to manipulate is in DE.


## Bit, Set and Reset

So far all the instructions we have been dealing with have involved the manipulation of 8 -bit or 16 -bit numbers.

The "Bit, Set and Reset" group allows us to manipulate the single fingers on the CPU's hand (single bits of the registers) and/or contents of memory locations. Because of the very tedious nature of fiddling with single bits this is not a vary commonly used group of instructions.

Furthermore, it tends to take even longer to set a single bit in a register or memory location than it does to change or examine the entire 8 bits of that memory location or register.

Nonetheless there are times when you need to know whether a bit in the middle is set or not, or even to set a bit. Note however that many of the bit setting or resetting can be carried out using the logical operators.

The "Bit, Set and Reset" group of instructions allows us to turn any bit "on" or "off" at will, or even just look at a specified bit to see what its status is.

Let us look at the first set of instructions:

```
SET n, r
SET n, (HL)
SET n, (IX + d)
SET n, (IY + d)
```

The "SET" instruction turns "on" (ie. = 1) the bit numbered 'n' (using the notation $0-7$ ) in register 'r' or in the specified memory location.

No changes are made to any of the flags.

The "RESET" group of instructions operate on exactly the same range of registers or memory locations, but instead of turning the bits "on", it turns the bits "off" (ie. = 0).

The "BIT" instructions should really be read as "BIT?" in English as the function of this instruction is to test the contents of the indicated bit.

No changes are made to the registers or memory locations but the zero flag is altered according to the status of the bit tested.

```
If Bit = 0 then zero flag is set on ( = 1)
If Bit = 1 then zero flag is set off ( = 0)
```

This may seem confusing at first glance but think of it this way: if the bit is zero, then the zero flag is raised; if the bit is on, then naturally the zero flag would not be raised.


## Rotates and Shifts

You can move them to the left, you can move them to the right, you can shift those registers any way you like.

The trick is to differentiate between the various shifts and rotations in order to know which one to use when, and to remember that the 'carry' bit can often be considered to be a 9 th bit of the registers. (ie. the carry is bit number 8 if the bits are numbered $0-7$ ).

Some rotate instructions go right through the carry (as the 9 th bit) so that the entire rotation goes through a cycle of 9 bits.

For example, let us look at 'RLA' (the meaning of each instruction will be made clear later in this chapter):


Other rotations involve only an 8-bit cycle, although the carry flag is changed according to the bit which has to go the 'long way round'. An example of this is the 'RLCA' instruction:


This means that in a left rotation as above the contents of bit 0 are transferred to bit 1 , bit 1 to 2 , etc., but the contents of bit 7 are transferred to both the carry bit and to bit 0 . Compare this with the 'RLA' instruction above where bit 7 gets transferred to the carry bit and the carry bit gets transferred to bit 0 .

```
Left Rotations:
```

There are basically two types of left rotations:

```
* ROTATE LEFT REGISTERS - this is a 9-bit cycle rotation as
```

illustrated above for 'RLA'
RLA - "Rotate Left Accumulator"
RL r - 'Rotate Left Register r"


```
* ROTATE LEFT CIRCULAR - the 'circular' means that the cycle is
``` only 8 -bits as with the RLCA instruction illustrated above.
\begin{tabular}{ll} 
RLCA & - Rotate left circular ' \(A "\) \\
RLC r & - Rotate left circular 'r' \\
RLC (HL) & - Rotate left circular (HL) \\
RLC (IX + d) & - Rotate left circular (IX + d) \\
RLC (IY + d) & - Rotate left circular (IY + d)
\end{tabular}


As well as these two left rotate instructions there is a shift left instruction available, but this can only operate on register 'A':

> SLA - Shift Left Accumulator


This is different in that the contents of the carry bit are lost and bit zero is filled with 0 . This is effectively multiplying 'A' by 2 as long as nothing is transferred to the accumulator. (Think about 'SLA' if \(A=80 \mathrm{H}\) ).

RIGHT ROTATIONS:

Once again we have the two basic modes of rotations but this time to the right. Exactly the same range of possible memory locations and rotations can be spinned to the right as to the left.

> RRA - Rotate Right Accumulator
> RR r - Rotate Right Register

```

RRCA - Rotate Right Circular 'A'
RRC r - Rotate Right Circular 'r'
RRC (HL) - Rotate Right Circular (HL)
RRC (IX+d)- Rotate Right Circular (IX+d)
RRC (IY+d)- Rotate Right Circular (IY+d)

```


A similar shift right is available as for shift left:
SRL r - Shift Right Logical Register 'r'


In this case this is pure division by 2 as long as we are using unsigned numbers (ie. the number range we wish to represent is 0 255) .

Because in some applications we use the convention to indicate negative numbers by setting bit 7 to 1 (ie. giving us a range of -128 to +127) there is an addition shift right instruction called SRA \(r\) - Shift Right Arithmetic 'r'


As you can see this is also a division by 2 but it preserves the sign bit.


\section*{In and Out}

In and out are just about a simple a concept as you could get in machine language programming.

There are times when the CPU needs to get information from the outside world ("No CPU is an island?"), such as from the keyboazd or from the cassette player.

As far as the CPU is concerned that's totally foreign territory and as all good CPUs it will never leave home. The most it is prepared to do is to open a door to allow deliveries. The CPU doesn't know and doesn't care to know how a cassette player works.

All the relevant information is which door the cassette man is going to be delivering his goodies to - there is a choice of up to 256 doors for the \(Z 80\) chip but the actual number available to a particular CPU is a result of decisions made by the hardware manufacturers. As far as the Sinclair is concerned there is only the keyboard, the printer and the cassette player.

The other thing tise CPU doesn't want to know about is how the data is being transmitted. As far as it's concerned, if it's coming in or going out, it's an 8-bit byte.

The keyboard and the cassette player are both on the other side of door FEH (254 in decimal), so that to get data in from the keyboard you use the instruction IN A, (FE)

Now you may be asking yourselves how the 40 keys of the keyboard are arranged so as to be represented by 8 -bit bytes.

The answer is not what you would expect - the keyboard only returns information from 5 keys at a time. It is the value of ' \(A\) ' as the door is opened which determines which set of 5 keys are going to be examined!

The keyboard is divided into 4 rows, each comprising two blocks of 5 keys:
\begin{tabular}{lrllllllllll}
\(3=)\) & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 0 & \((=4\) \\
\(2=)\) & Q & W & E & R & T & Q & U & I & O & P & \((=5\) \\
\(1=)\) & A & S & D & F & G & H & J & K & L & \(\mathrm{N} / \mathrm{L}\) & \((=6\) \\
\(0=)\) & SFT & Z & X & C & V & B & N & M &. & SPC & \((=7\)
\end{tabular}

You can see that there are 8 blocks of letters and we should therefore be able to correlate this with the 8 bits of 'A'.

This is in fact the case:
All of the bits of 'A' are set to 'ON' except for one bit which specifies the block to be read.

You can think of it as something like a secret handshake - as the CPU goes to the door to get the information the handshake determines which piece of information it gets.

Thus to read the keys in the block "1 2345 ", it is bit 3 of 'A' which should be off:
\[
A=\begin{array}{lllllllll}
1 & 1 & 1 & 0 & 1 & 1 & 1
\end{array}=F 7
\]

The contents of the keyboard are returned in 'A' with the information coming into the lower bits of ' \(A\) ':
\[
\begin{array}{llllll}
\text { ie. Key '1', } & \text {-) } & \text { Bit } 0 \text { of 'A'" } \\
& \text { Key ' } 2 \text { ' } & -) & B i t ~ & 1
\end{array}
\]

If block 4 was chosen instead (ie. \(A=E F H\) ) then the information would come in as:
\[
\begin{array}{llll}
\text { Key 'O' } & \text {-) } & \text { Bit } 0 \text { of 'A' } \\
\text { Key '9' } & \text {-) } & \text { Bit } 1 \text { of 'A' }
\end{array}
\]

You can think of the information coming into 'A' from the outside edges first, so that both ' 0 ' and ' 1 ' would both go to bit 'O' of register 'A'.

For some games applications you may wish to allow all of the top row to be read, and it is possible to read it all in one instruction (rather than the two instructions which would be required if we read one block at a time).

This is done by fooling the doorman into giving you two lots of information at once:
\[
\text { eg. } A=1 \quad 1110001111=\text { E7 }
\]

Note that both bits ' 3 ' and '4' are 'OFF'
This handshake tells the doorman that the CPU wants the information from block 3 and block 4, and that is what it will get. Of course the two lots of information get jumbled and it is not possible for you to tell whether key '0' or key ' 1 ' was pressed, for example both would set bit 0 of 'A'.
\[
\begin{gathered}
\text { ie. '1' or '0' -) Bit } 0 \text { of } A \\
\text { '2' or '9' -) Bit } 1 \text { of A } \\
\text { etc. }
\end{gathered}
\]

This is useful in movement games because it enables keys '5' and ' 8 ' to be used as the left and right direction arrows even though they belong to different blocks in the keyboard.

Note that if you use the instruction
IN r, (C)
where register \(C\) specifies which door you want, then it is the contents of register \(B\) which define which keyboard block is being selected.

The other doors which may be of interest to you are obviously the cassette input/output doors.

This is still door FE , as mentioned above. The major problem involved is the timing of the data going out and going in; this kind of problem requires a lot of experience with machine language programming and calculations of the time required for each instruction path.

The OUT instruction is also used to generate sound on the Spectrum and to set the border colour.

Page 160 of the Spectrum manual discusses the BASIC OUT instruction, and machine code programming of the OUT command is exactly the same. In other words, bits 0,1 and 2 define the border colour, bit 3 sends a pulse out to the MIC and EAR sockets, while bit 4 sends a pulse to the internal loudspeaker.

To change the border colour, load A with the appropriate colour value and then execute the OUT (FE), A instruction. Note that this is only a TEMPORARY change in border colour. To change the border colour permanently, you must perform the above OUT instruction and also change the value of the memory location 23624 , which is the operating system's variable BORDCR (see page 174 of Spectrum manual).

The reason for this is that the hardware in the Spectrum (the ULA chip in the Spectrum) controls the border colour, and that it obtains its information by looking at the contents of that memory location. You can stop the hardware from messing about with the border colour only if you disable all interrupts (DI instruction). Note that some of the subroutines in the ROM re-enable interrupts (EI instruction).

Creating your own sound:

You can create your own sound on the Spectrum, but there are some limitations due to the hardware construction for users with only 16 K of RAM.

Because the screen is constantly being updated, the hardware regularly interrupts the \(Z 80\) from performing its tasks in order to show what is on the display file. This is done by bringing the WAIT line low.

The effect of this is that any program that requires exact or regular timing is impossible as it is not possible to predict the timing effects of these WAIT interruptions. The design of the Spectrum is such that the \(Z 80\) is only interrupted if the \(Z 80\) is trying to process information contained in the first 16 K of RAM. No such interruptions occur if the program and data the \(Z 80\) is accessing is in the \(R O M\) or in the upper 32 K of memory.

To summarise this in layman's terms: you can produce sounds and noises using the OUT command if you have a 16 K machine, but not pure notes. (It is possible to get around this by calling the ROM's BEEP routine - see the chapter on the Spectrum's features).

To create sound, you need to send a pulse to turn on the loudspeaker (and/or MIC socket if it is to be amplified). Then a little while later, you need to send another pulse to turn it off. Then a little while later, on again, ...

In this way sound is created. The total length of time between turning the loudspeaker on and the next time you turn it on again determines the frequency of the sound. The length of time you leave the pulse \(O N\), as opposed to the total time between pulses can give you a minimal degree of control over volume.

Note that you must use a value of \(A\) for on and off such that the border colour remains unchanged. Otherwise, you will get a banding pattern similar to the LOADing pattern.

\section*{Exercise:}

Write a routine which simulates an ambulance siren (frequency increasing, then frequency decreasing). Note that you must sound each frequency for a short period before moving on to the next frequency.


BCD stands for binary-coded decimal. This is a way of representing information in decimal format.

In order to encode each of the digits from 0 to 9 , only four bits are necessary and six of the possible codes will not be used in this representation.

Since four bits are needed to encode a decimal digit, two digits may be encoded in every byte. This is called BCD representation.
```

eg. 00000000 is BCD representation for decimal 00.
10011001 is BCD representation for decimal 99. What is the
BCD representation for "58"? "10"?
Is "10100000" a valid BCD representation?

```
BCD ARITHMETIC

This strange convention in representing numbers can lead to potential problems in addition and subtraction.
\begin{tabular}{cccc} 
Try adding the following \\
BCD & 08 & 0000 & 1000 \\
+ & \(B C D\) & 03 & 0000 \\
\hline-0011 \\
\hline BCD & 11 & 0000 & 1011
\end{tabular}

You will notice that the result of the second operation is wrong and is an invalid BCD number. To compensate, a special instruction, "DAA", called "decimal adjust arithmetic" must be used to adjust the result of the addition. (ie. Add 6 if the result is greater than 9).

The next problem is illustrated by the same example. The carry will be generated from the lower BCD digit (the right-most one) into the left-most one. This internal carry must be taken into account and added to the second \(B C D\) digit.

The "half carry flag ", H is used to detect this carry.
LD A, 12 H
ADD A, \(\quad 24 \mathrm{H}\)
; load literal BCD " 12 "
DAA literal BCD " 24 "
LD (addr), A \begin{tabular}{l}
; decimal adjust result \\
; store result
\end{tabular}

You will be unlikely to use \(B C D\) representation in your programming. But it is good to know that the \(Z 80\) chip still supports this representation and the DAA instruction will make the life of a small group of \(B C D\) users simpler.

\section*{Interrupts}

An interrupt is a signal sent to the microprocessor, which may occur at any time and will generally suspend the execution of the current program (without the program knowing it).

Three interruption machanisms are provided on the \(Z 80\) : the bus request(BUSRQ), the non-maskable interrupt(NMI) and the usual interrupt (INT).

From programming point of view, we will only look into the usual maskable interrupt (INT).

The DI (disable interrupt) instruction is used to reset (mask), while the EI (enable interrupt) instruction is used to set (unmask).

Generally, an ordinary interrupt will result in the current program counter pushed onto the stack follows by a branch of execution to the zero page of the ROM by the RST instruction. A RETI (return from interrupt) instruction is required to return from the interrupt.

In normal operation, the Spectrum has interrupts enabled (EI), and in fact the programme is interrupted 50 times per second. This interrupt allows the keyboard to be scanned by the ROM's routine.

You may wish to disable interrupts in your programs as this will speed execution. You can still read the keyboard as long as you use your own routine to do so.

Be sure to enable interrupts when you finish from your program, as otherwise the system will not be able to read the keyboard!

\section*{Restarts}

This is rather a "leftover" from the 8080 implemented for compatibility. That is why you will be unlikely to use RST instructions in your program.

The RST performs the same actions as a call, but allows a jump to only one of eight addresses in the first 256 memory locations: \(00 H\), \(08 \mathrm{H}, 10 \mathrm{H}, 18 \mathrm{H}, 2 \mathrm{H}, 28 \mathrm{H}, 3 \mathrm{H}\) or 38 H .

The advantage of the RST instruction is that frequently called subroutines can be called using only one byte. The RST instruction also takes less time than a CALL instruction.

The disadvantage of RST instruction is that it can only be used to call one of the above eight possible locations.

As all those locations are within the ROM, you cannot gain this advantage in your own programs. It is possible however to make use of the ROM's subroutines if you know what they do, and thus use the RST instructions.

You will be able to know more about the RST instructions from our book "UNDERSTANDING YOUR SPECTRUM" by Dr Ian Logan.

\section*{Programming \\ Your Spectrum}

\section*{Planning Your Program}

Machine language programming is extremely flexible in that it allows you to do anything at all.

Since all the higher level languages ultimately have to come down to machine language, it follows that anything you can program in Fortran or Cobol or any other language can be done in machine language.

With the additional benefit that the machine language program will be the faster one.

This total flexibility can however also be a trap to the unwary programmer. With so much freedom, it is possible to do anything. Unlike the SPECTRUM's BASIC operating system; for example, there are no checks on whether the statement is a legal one.

Since all numbers you can enter will be an instruction of one kind or another, the \(Z 80\) chip will process everything.

But even beyond the problems of checking whether the syntax is legal, machine language programming has no constraints on your logic - you can perform functions, jumps, etc. which would be totally illegal in any higher level language.

It is therefore of the utmost importance to discipline yourself in the design of machine language programming. I cannot recommend too highly the concept of the 'top-down' approach in programming in general, but especially in machine language programming.

The 'top-down' approach forces you to break down the problem into smaller units, and enables you to check the logic of your design without doing any coding for a long time.

Suppose you wanted to write a lunar lander program: The very first approach might be something along the lines

INSTR Display instructions
Jump back to INSTR till ENTER pressed
DRAW Draw landscape, start Lander at top
LAND Move Lander
If fuel finished go to CRASH
Jump back to LAND if not ground
GROUND Print Congratulations
Jump back to INSTR for next GO
CRASH Print commiserations on bad landing
Jump back to INSTR for next GO

Notice how this 'program' is written totally in English. At this stage, no decision has been made whether the program is to be written in BASIC or machine language. Nor is it necessary to make that decision - the concept of the Lunar Lander program is not dependent on the coding.

Now comes the part of logic testing.
You play the part of the computer and see if all the possibilities you wish to see included in the program are covered.

Are there any jumps to things you meant to write in but forgot? Is everything there? Are some routines redundant? Should some of the things be put into subroutines?

Let us look at the 'program' again - oh, oh: we forgot to allow any way to finish the program!

The above logic might be fine for some applications, such as an arcade machine, but in your program you may decide you would like to be able to turn the program off.

We now change the last part of the program as follows:

GROUND Print Congratulations
Jump to Finish
CRASH Print commiserations on bad landing
FINISH Ask player if finished
If not, jump to INSTR
If yes, STOP

Note that we have used labels to describe certain lines in the program. These are very valuable, the more so if you choose short labels which are descriptive in their meaning.

Once this level is finished, you move one level down to do the same thing to one of the lines or modules above. This is why this approach is called the top down approach.

For example we can expand the 'finish' module above:

FINISH
```

Clear screen
Print "Would you like to stop now?"
Scan keyboard for input
If input = yes then stop
Jump to INSTR

```

The other benefit of the top down approach is that you can test and run a particular module on its own, so that it is ready for the final program.

Let us go down one level further again, and look at the Clear screen
line in more detail.

By this stage we do have to decide on what language we will write the program in, and let us choose machine language on the Sinclair.

If you were writing in BASIC, all you would have to say is: 900 CLS
but in machine language that simple sentence, 'Clear screen' can be deceptive.)

We might therefore do something like:
CLEAR Find screen beginning
Fill next 6144 positions with blanks

We still haven't done any coding, but obviously the approach is based on machine language. Let's look more closely at exactly what this clear screen routine is meant to do and what it will actually do.

You may recall from the Spectrum manual that the screen is made up of 6144 locations, and that there are a further 768 locations which describe the attributes of the screen - paper colour, ink colour, and so on.

The short program description above will indeed clear the screen portion, but does not have any effect on the attribute file. If not all the screen has the same paper colour, or if some character positions have flashing or bright set 'on', then the clear screen routine above will clearly be inadequate.

We need to work on the attribute file as well. (Note how much more complex certain tasks can be in machine language than in BASIC.)

We therefore need to expand the program to read
Find screen beginning
Load next 6144 bytes with blanks
Find attribute file beginning
Load next 768 bytes with paper/ink desired

The next level down is the one where you must finally do the coding, so let us look at filling the screen with blanks:

CLEAR LD HL,SCREEN ;Screen start
LD BC,6144 ;Bytes to clear
LD D,O ; D=blank
LOOP LD (HL), ;Fill blank
INC HL ;Next position
DEC BC ;Reduce count
LD A, B
OR C \(\quad\); Test if \(B C=0\)
JR NZ, LOOP ;Again if not end

Now you can deal with programs of such length quite easily and in this way build up very complex programs indeed.
By the way, you no doubt understand now why machine language programs tend to be so long and why people invented the higher language programs!

Exercises:

There are more ways than one to write any particular routines, so let us look at the simple clear screen routine written above.

This could be handled by several different approaches.

Exercise 1:

Can you think of a way that would enable the loop to blank 6144 positions without using the \(B C\) register, but using the \(B\) register only so that we may make use of the 'DJNZ' instruction?

Exercise 2:

Can you think of a way that would enable the 6144 positions to be blanked using the more powerful 'LDIR' instruction?

Think carefully of what 'LDIR' does: it is not always necessary to have 6144 blank positions elsewhere!

Answers:

More than one possible answer can be "right" - the only test is does it work? In other words does it do what YOU want?

Using DJNZ:
CLEAR LD HL,SCREEN
LD A, 0
LD B,24 ; Set B=24
BIGLOOP PUSH BC ; save value
LD B,A ; Set \(B=256\)
LITLOOP
LD (HL),A ;
INC HL ;Fill in 256 blanks
DJNZ LITLOOP
POP BC ;Get back value of \(B\)
DJNZ BIGLOOP ; Do it until end

We have been able to use 24 times \(256(=6144)\) to clear the screen.

Points of note are:
We can set \(B=0\) to go through the DJNZ loop 256 times. (Why?)
This procedure would not normally be used in a program unless we were also using register \(C\) for other purposes.

Using LDIR:
CLEAR
LD HL, SCREEN ; Source
PUSH HL
POP DE
INC DE \(\quad\); DEST \(=\mathrm{HL}+1\)
LD BC,6144 ; How Many
LD (HL), ; lst POS = 0
LDIR ;Move it

Note that we have found \(\mathrm{DE}=\mathrm{HL}+1\) by getting \(\mathrm{DE}=\mathrm{HL}\) and increasing \(D E\). This can be achieved more easily by loading the value of SCREEN +1 into DE directly but this requires 1 more byte!

The reason this LDIR works is because we are using the fact that the data is overwriting the block to be written as we proceed. This is using in a positive manner the problem we discussed in the Block Move Chapter.

If you add up the memory required, the first method requires 14 bytes, the second 16 bytes, and the last 13 bytes.


\section*{Features of the Spectrum}

It is time then to have a look into features of your ZX Spectrum that are useful when you develope machine language programs for it.

Input - keyboard

As far as input to the Spectrum is concerned, we will ignore cassette input and concentrate on the keyboard.

The keyboard is the only input which provides real-time communication. It can dynamically affect the processing of any program, either the operating system in ROM or the user's program in RAM.

Logically we can see the keyboard as a two dimensional matrix with eight rows and five columns as in appendix \(A\).

Each of the forty intersections represents a key of the keyboard. In their normal state (when they are not pressed), they are always in a high mood ie. the intersection is set as 1 .

When a particular key is pressed and "pressurized" the intersection corresponding to that key will be reset to a low mood ie. 0.

Knowing the relationship between the keyboard and this inner matrix representation, we can derive a logical way of testing key pressing which can be used in machine language programming.

In BASIC, when we scan the keyboard we need to provide an address for that particular half row of keyboard where the desired key resides before using the IN function as described in chapter 23 ( \(p\) 160) of the Spectrum manual.

Similarly, in a machine language program, we need to load into the accumulator a value corresponding to the address of the half row of keys we want to test. The required value for each half row is listed in the leftmost column of the table in appendix \(A\).
eg. For the "H - ENTER" half-row we load A with value BFH
LD A, BFH
The value in \(A\) will then be used to fetch the byte which contains the state of that particular half-row of keys and return to A when
the INPUT instruction is issued.
eg. The port used is the FEH port
\[
\text { IN } A, \quad(F E H)
\]

Since there are five keys per half row, we are only interested in the five low order bits of the returned byte in A.

If no key is pressed in that half-row, the value of the low order five bits will be (2**4 + 2**3 + 2**2 + 2** \(1+2 * * 0\) ie. \(16+8+4\) \(+2+1=31\) ).
```

register A = xxx11111 when no key is pressed.

```

If we want to test whether the rightmost bit is pressed, we check to see whether that bit is low.

There are two ways to test that:
i. Use Bit test instructions, eg BIT O, A If the bit is low (not set) then the Zero flag will be set.
ii. Use Logical AND instructions AND 1 If the bit is low (not set) then the result will be zero and the Zero flag will be set.

The first method is easier because the particular bit we want to test is specified directly in the Bit-test instruction. But it has a shortfall in that if we want to test two keys of that half-row we will need to use two Bit-test instructions and possibly two relative jumps.
eg. To test bit 0 and bit 1 using the first method


NPRESS •
.
The second method of testing using logical AND requires a little more logic. To test bit 0 we use "AND 1"; to test bit 1 we use 'AND 2 "; to test bit 2 we use "AND 4 " and so on.

To test two keys, we use "AND \(x\) " where \(x\) is the sum of the value we will use when testing each one key individually.
eg. To test both bit 0 and bit 1 of \(A\) are set:
\begin{tabular}{lll} 
AND & 3 & \begin{tabular}{l}
; test both bit 0 and bit 1 \\
;is set \\
; test if both set
\end{tabular} \\
CP & 3 & \begin{tabular}{l} 
in
\end{tabular}
\end{tabular}
```

    JR NZ,NBOTH ;jump if not both pressed
    •
    To test if either bit O or bit 1 of A are set
    AND 3 ;test either bit O and bit
                                ;1 is set
    JR Z,NOTONE ;jump if not one is pressed
    •
    .
    ```
Exercise:

To summarise what we have learnt relating to the keyboard, can you code a machine language subroutine trapping the (ENTER) key pressed for your Spectrum.

You will need to
a. check the row address that needs to be loaded into A.
b. send it to the input port FEH.
c. test the bit that is set by the (ENTER) key.

The Video screen display is the main source of output for the computer to communicate to the user.

The following machine language program will demonstrate the way the screen memory of the Spectrum is organised:
\begin{tabular}{|c|c|c|c|}
\hline 210040 & LD & HL, 4000H & ; load HL with start of ; display file \\
\hline 36 FF & LD & ( HL ) , FFH & ; fill that screen location \\
\hline 110140 & LD & DE, 4001 H & \begin{tabular}{l}
; load DE with next byte \\
;in display
\end{tabular} \\
\hline 010100 & LD & BC, 1 & ; \(B C\) contains number of ;bytes to be transferred \\
\hline EDBO & LDIR & & \begin{tabular}{l}
;move a block length BC \\
; from (HL) to (DE)
\end{tabular} \\
\hline C9 & RET & & ; end of program \\
\hline
\end{tabular}

Load the above program into your Spectrum and run the machine code program. The way it is written above, one byte only will be transferred from (HL) to (DE).

Now change the fourth line to read LD BC, 31 (011FOO). You may be surprised at which are the first 32 bytes of the screen display. Note how a very thin line has been drawn across the top of the screen. The first 32 bytes of the screen memory relate to the first byte of each of the first 32 characters.

Now change that line to read LD BC, 255 (01FFOO). Again you may be surprised. The next byte after the 32 nd one is not.on the second row of dots on the screen! It is the first byte of the 32 nd character! And so on up to the 256 th character.

Are you prepared to predict where the next byte would go? Change that line to LD BC, 2047 ( \(\varnothing 1 \mathrm{FF} \varnothing 7\) ) and run the program. You will find that the top third of the screen only has been filled.

You can experiment with this, using different values for \(B C\) up to LD BC, 6143 ( \(\varnothing 1 \mathrm{FF} 17\) ). In this way you can watch the way Spectrum organises the screen.

The screen memory is actually divided into three lots.
i. Memory \(4000 \mathrm{H}-47 \mathrm{FFH}\) (===) first eight lines.
ii. Memory \(4800 \mathrm{H}-4 \mathrm{FFFH}\) (===) second eight lines.
iii. Memory \(5000 \mathrm{H}-57 \mathrm{FFH}\) (===) third eight lines.

Not only that, but you will recall that each character of the Spectrum is composed of eight 8 -bit bytes which makes up 64 dots.
eg. For the character " ! ", its character represntation is
\begin{tabular}{rrr}
0 & 00000000 & OH \\
16 & 00010000 & 10 H \\
16 & 00010000 & 1 OH \\
16 & 00010000 & 10 H \\
16 & 00010000 & 1 OH \\
0 & 00000000 & OH \\
16 & 00010000 & 1 OH \\
0 & 00000000 & OH
\end{tabular}

The organisation of the Spectrum screen display memory is such that the first 256 bytes from 4000 H to 40 FFH correspond to the first byte of each of the 256 -byte character of the first eight lines.

Then the next 256 bytes from memory location 4100 H to 41 FFH correspond to the second byte of each of the 256 -byte character of the first eight lines and so on.

Thus, the memory location of the eight bytes corresponding to the first character of the screen is:
1st byte 4000 H

2nd byte 4100 H
3rd byte 4200 H
4th byte 4300 H
5 th byte 4400 H
6 th byte 4500 H
7 th byte 4600 H
8 th byte 4700 H

Strange, isn't it? But we have to accept the Spectrum the way it is built.

Can you write down the eight bytes that correspond to the 31 st character of the third line of the screen? You can refer to Appendix \(B\), the screen memory map. (405EH, \(415 \mathrm{EH}, 425 \mathrm{EH}, \ldots, 475 \mathrm{EH})\).

To follow on the concept we have developed about the screen display, the memory locations that correspond to the first character of the second eight lines lot is:
\(4800 \mathrm{H}, 4900 \mathrm{H}, 4 \mathrm{AOOH}, 4 \mathrm{BOOH}, 4 \mathrm{COOH}, 4 \mathrm{DOOH}, 4 \mathrm{EOOH}, 4 \mathrm{FOOH}\).

Similarly, the first character of the third eight lines lot has its eight-bytes in memory locations:
\(5000 \mathrm{H}, 5100 \mathrm{H}, 5200 \mathrm{H}, 5300 \mathrm{H}, 5400 \mathrm{H}, 5500 \mathrm{H}, 5600 \mathrm{H}, 5700 \mathrm{H}\).

There are some advantages, however, in using machine language. The apparent complexities are worth overcoming. As a trivial example, in BASIC, if you try to PRINT into the input section of the screen (the bottom two lines), the BASIC system will object most violently. But in machine language you have full access to the
whole screen.

If you observe the screen display organisation more closely, you will see that the High Order Byte of First Byte (HOBFB) of each character determines which lot of the three memory portions the character is in.
```

For example,if 40H =( HOBFB ( 41H
if 48H}=( HOBFB ( 49
if 50H =( HOBFB ( 51H
char is in first
eight lines lot
char is in second
eight lines lot
char is in third
eight lines lot

```

Not only that, the low order three bits of the HOB (High Order Byte) determines which byte of the eight bytes of the character it belongs.

Things starting to blurr now? Turn to appendix \(B\) and try to observe the relationship between memory locations and the display screen (if any?!!).

Try the following example,
Suppose we are given an address as 4 A 36 H . The High Order Byte of the address is 4 AH so:
i. we know that it is within the screen display memory since its value is in between 40 H and 58 H .
ii. its binary representation is 01001010
iii.from the lower three bits we know that it belongs to the third byte of a character position on the screen.
iv. if we made the lower three bits zero, then the value of the \(H O B\) would be 48 H . Thus we know this belongs to the second eight lines lot, ie the middle portion of the screen display.

The conclusion we can reach is that the byte given refers to the third byte of a character in the middle portion of the display memory.

Which character of the middle portion does the byte belongs to? To answer this question, we'll need to know the value of the Low Order Byte of the address.

We know the LOB of the address is 36 H . So the address refers to character \(36 \mathrm{H}(48+6)\), the 54 th position away from the first character of the middle portion.

Since each line has 32 characters, the position referred to is in
the second line of the middle screen display portion and is the \((54-32+1)\) th character of that line.

The conclusion we can make is that the byte given is the third byte of the 23 rd character of the 10 th line from the start of the screen.

Exercise:

Which byte of which character does the address 564 FH refer to?

Exercise:

Can you write a short routine to write an exclamation mark to the screen? The bytes that make up this character are given above.

The display attribute memory is easier to understand than the display memory because it has a one-to-one relationship with the screen display characters.

The attribute file is located in memory from 5800 H to 5 AFFH . It is 768 bytes, which correspond to 24 lines of 32 character each. In other words, there is one attribute byte for each character position.

Thus, 5800 H corresponds to the attribute of the first character of the first line, 5801 H the second character, 5802 H the third,...581FH the thirty second character of the first line.

Similarly, 5820 H holds the attribute of the first character of the second line, 5840 H of the third line, ... and 5 AEOH the attribute of the first character of the last line of the screen.

We know that for each character position on the screen, there is a corresponding attribute byte in the attribute memory, made up as follows:

> attribute byte b b bbb bbb
\begin{tabular}{ll} 
bit 0-2 & \begin{tabular}{l} 
represents the ink colour of the \\
character 0 to 7.
\end{tabular} \\
represents the paper colour of the \\
character 0 to 7.
\end{tabular}

\section*{Exercise:}

What is the address of the attribute byte that corresponds to the first byte of the middle screen section? What is the address for the first byte of the third section? Answers are given on the next page, but try to work it out for yourself.

\section*{Exercise:}

Can you write a subroutine that converts a given address on the screen to its corresponding attribute address. eg. 4529 H

You must in effect determine which character of this screen this belongs to, and then add this to 5800 H .

The following program shows a short method of achieving this:
```

LD HL, 4529H ;load the given address to HL
LD A, H ;load the high order byte to A
AND 18H ;trap bits 3 and 4 to
; determine which portion of the
;screen the address belongs
SRA A ;shift right accumulator
SRA A ;three times - ie divide by }
SRA A ;result can either be 0,1 or 2
; depending whether H was
; 48H,50H or 50H
ADD A,58H ;transform to attribute memory
LD H,A ;HL contain attribute address
;ie H}=58\textrm{H},59\textrm{H}\mathrm{ or }60
;L remains the same!!!
You may need to think about this for a while!
The way the program works is related to the answer of the first
exercise:
1st char. of 1st screen section = 4000H Attribute address = 5800H
1st char. of 2nd screen section = 4800H Attribute address = 5900H
1st char. of 3rd screen section = 5000H Attribute address = 5AOOH
2nd char. of 1st screen section = 4801H Attribute address = 59\emptysetlH
etc. ...
etc....

```

This should make things a little clearer!

Another real time communication that your Spectrum microcomputer offers is sound. It would be a waste if we didn't make full use of this facility.

In machine language on the Spectrum, there are two major ways of generating sound.
i. Sending signals to the cassette output port 254 for certain duration of time using the OUT instruction 254. eg. OUT (254), A
ii. Set HL, DE to certain values and call the ROM sound routine used to generate sound.
The input parameters are:
DE - duration in sec * frequency
HL - (437,500 / frequency) - 30.125
Then
CALL 03B5H.

The first way of sound generation has the advantage of being free from any ROM calls. It is shorter in terms of time to execute. But ... there is always a BUT!

Since the ULA is constantly accessing the first 16 K memory of the RAM to perform the video display, your program, if it resides within the first 16 K , will frequently be temporarily interrupted.

If the program is generating sound, the sound will be in bursts of unpredictable duration. One solution is to move the part of the program that generates sound to the higher memory region if you have a 48 K machine.

If you haven't got a 48 K machine, then you can still generate sound using this method, but it will not be 'clean sound'. You have to use the second method of sound generation (of calling the ROM routine) to get that result.

Note that as we send values to output port 254 , it will also affect the border colour, and turn the MIC on, as well as the loudspeaker depending on what value is sent. Refer to chapter 23 ( \(p\) 160) of your Spectrum user manual.

On the other hand, the ROM routine for generating sound in effect allows you to use the BEEP command from your machine language program. You can think of the \(D E\) register pair as holding a value for the duration of the sound, and \(H L\) a value for the frequency. Experiment with different values for HL and DE until you get the sound you want.

The limitation of this method of course is that you are restricted to whatever sounds you can create with the BEEP command.

\section*{Monitor \\ Programs}

\section*{EZ-Code Machine Language Editor}
```

This is a machine code monitor program that allows you to:
i. INPUT your machine language program module in
either a fully assembled format
or a semi-assembled format with all relative
jump and absolute jumps expressed in the
form of line number.
ii. LIST the source input program module.
iii. DUMP the input program module into the specified
memory address.
iv. EXAMINE a range of memory locations.
v. SAVE EITHER the "source module"
OR the dumped program in fully machine
code format.
vi. LOAD a saved "source program" from the cassette.
vii. RUN the dumped machine program module.

```
PREREQUISITE for the EZ-code

Before using this monitor program to input any machine language programs, you must assemble your assembly language program. You do not need to calculate relative or absolute jumps!

Your program module must not be greater than 800 bytes or more than 200 instructions.

You cannot load the final program below memory 31499 (in order not to wipe off the EZ-code program.)

CONCEPT behind the EZ-code

The concept behind this program is to enable you to enter machine code instruction in a numbered line format, much like the listing of a BASIC program.

Each line of the "source program" (the name of the lines of machine
code) has a line number and up to 4 bytes of machine code.

A major benefit is therefore the ability to "edit" any line. The "source program" can also be SAVED separately to tape, allowing work in progress to be saved.

A major innovation in this program is the ability to insert relative jumps or absolute jumps without having to calculate the numbers involved in any jump can be made by referring to the line number you wish to jump to!

This means that changes can be made without problems even within the scope of a relative jump.

The machine code of the "source program" is transferred to memory by the "dump" command. The resulting machine code can also be SAVED to memory.

EZ-code Instruction Summary

Note that the first question the program will ask you is
"Loading address".

This is the address where you wish the machine code program to go. This cannot be below 31500 .
**** Entering LINEs ****
i. To ENTER lines of "source program":
(line-no)(blank) (maximum of 4 bytes in Hexadecimal) (ENTER)
eg. 1210040 will insert the machine code instruction LD HL, 4000 H into line number 1.
ii. To EDIT a line:
(line-no)(blank)(retype new bytes)(ENTER)
eg. 1210140 will change line number 1 to the instruction LD HL, 4001H.
iii. To DELETE an instruction line:
(line-no) (ENTER)
eg. 1 (ENTER) will delete line number 1 .
```

iv. To specify RELATIVE or ABSOLUTE jump
(line-no)(blank)(jump instruction)("lower case "L"'")
(line-no)(ENTER)
eg. 1 c3l2 represents the instruction JP to line 2.
2 1811 represents the instruction JR to line 1.
**** COMMANDs *****
i. dump(ENTER)
* dump the source listing into the memory starting
from the specified LOADING address.
* this must be done before running the machine code
program.
abbreviation: du
ii. exit(ENTER)
* exit from the EZ-code and re-enter BASIC system.
abbreviation: ex
iii.list(ENTER)
* list the first twenty-two instruction lines of the
source listing.
* press any key except "m" and "BREAK" to continue
listing
abbreviation: li
list\#(ENTER)
* list twenty-two lines of the source listing
starting from line number \#, a number between 1 and
200 inclusively.
abbreviation: NO ABBREV
iv. load(ENTER)
* load a source listing module from the cassette
replacing the existing module.
abbreviation: lo
v. mem(ENTER)
prompt: Starting address:
* enter memory address you want to start displaying
from.
* can be from 0 to 32767 for 16K Spectrum or 0 to
6 5 5 3 5 for 48K Spectrum.
* press ''m' to exit memory examine mode.

```
abbreviation: me
vi. new(ENTER)
* clear the current module and re-run the EZ-code. * this is useful when you want to start coding in another program module.
abbreviation: ne
vii.run(ENTER)
* run the dumped program module from LOADING address you specified when you start running the EZ-code program or when you LOAD a new source listing.
abbreviation: ru
```

viii.save(ENTER)
* save either the source listing or dumped machine
code onto cassette.
prompt: Enter name:
enter the name you want to use.
Source or Machine code: (s or m)
enter s for source listing saving
enter m for machine code saving
Start tape, then press any key.
make sure that the cassette lead is properly
winded.
press any key when the cassette is ready.
abbreviation: sa

```
NOTES
1. If you don't want the result of \(B C\) register returned after running, change line 3090 to : 3090 IF \(k \$={ }^{\prime \prime} r u^{\prime \prime}\) THEN LET L=USR R
2. To restart the EZ-code : Either use RUN and resulting with all vaiables reinitialised Or use GOTO 2020 which returns the prompt "Command or Line(\#\#\#): ".
3. All numeric entry except machine instruction code has to be in decimal format.
4. To enable you to insert additional lines in the current listing, it is good to space out the listing. ie.instead of entering instruction lines as 1, 2, 3 enter as 1, 5, 10 etc. This will makes the input of the module more flexible.
```

EXERCISE on EZ-code

```

Enter the following codes.
\begin{tabular}{lll}
210040 & LD HL, 4000H & ; fill screen \\
110140 & LD DE, 4001H & \\
01 FF17 & LD BC, 6143 & \\
3 EFF & LD A, OFFH & \\
77 & LD (HL), A & \\
EDBO & LDIR & \\
\(3 E 7 F\) & LOOP: LD A, 7FH & ; trap BREAK key \\
DBFE & IN A, (OFEH) & \\
E601 & AND 1 \\
\(20 F 8\) & JR NZ, LOOP & \\
C9 & RET
\end{tabular}

To enter the above code using EZ-code:
(RUN)
Loading address: 31500 (ENTER)
Command or Line(\#\#\#): \(1210040(E N T E R)\)
Command or Line(\#\#\#): 5110140 (ENTER)
Command or Line(\#\#\#): 10 01ff17(ENTER)
Command or Line(\#\#\#): 15 3eff(ENTER)
Command or LIne(\#\#\#): 2077 (ENTER)
Command or Line(\#\#\#): 25 edbO(ENTER)
Command or Line(\#\#\#): 30 3e7f(ENTER)
Command or Line(\#\#\#): \(35 \mathrm{dbfe}(E N T E R)\)
Command or Line(\#\#\#): 40 e601(ENTER)
Command or Line(\#\#\#): 45 20130(ENTER)
(This is 20 then lower case "L", then 30. In other words JR NZ, line 30 )
Command or Line(\#\#\#): 50 c 9 (ENTER)
Command or Line(\#\#\#): list(ENTER)
Command or Line(\#\#\#): dump (ENTER)
Command or Line(\#\#\#): mem(ENTER)
Starting address: 31500(ENTER)
\(m\) (this is the key to exit the memory display mode)
Command or Line(\#\#\#): run(ENTER)
(BREAK)

Note how there must be a space after the line numbers.

\section*{EZCODE}

Copyright（ \((5) 1982\) by William Tang and \(A=\) M＝Sullivan
```

    100 FEM m!achine
    110 REM machine_codezmonitor
    120 EO TO QOOO
    1SO DEF FN d(5$) = (5$ > "ף")* (SODE 5t-55)
    ```





```

        + (口% = "2S")+(口# = "20")+(0% = "18")
        +(04 = "10")
    ```
100 FE F
1010 FiEM INU LINE FRINTINE FOUtinE TRU
1020 CLS \(=\) FFIINT AT \(2 E, 25 ;\) INVEFSE On: FLASH Oח: "LISTING TRU "

1040 FBR J \(=\) D11 TD p12
1050 IF C\& (.J; On) \(=\) " -2 " THEN GO TO 1110



    * GO TO 1090
\(10 B O\) FRINT C车 (J; OR); "*"; Cま (I; tw) ; " "

1090 LET \(F=F+0 n\)
1100 IF \(F=22\) THEN GO TO 1120
1110 NEXT I
1120 FRINT AT ze; 25; " \(2-2-\alpha-\alpha "\)
1100 FETUFN
2000 FEM
2010 FEM INU main routine IRU


2040 IF At (on) \(>\) "q" THEN GO TO SOOO

2060 IF At (K TO K) \(=\) "*" THEN GO TD 2090

2080 NEXT KK

        THEN GO TO mr
2100 LET J = UAL KS + LET \(\Pi=J\)

2110 LET A\$ \(=\hat{A}\) ( \(\mathrm{F}+\mathrm{tan}\) TO \()\)
2120 LET ks = "
2130 FDF K \(=\) On Tח LEN A \(\ddagger\)
2140 IF At (K TOK) \(3>"\) "
    THEN LET kも \(=k+4+A\) (K TO K゙)
2150 NEXT K
2160 LET At \(=\) ks
2162 IF \(A \neq(O n)=\) "1" THEN GM TD mP
```

2170 CHS * FOF I = ON TO 7 STEF tw
21BO LET K = INT (I/tw+on)
2190 LET C\&(J; K) = Aq(I TO Iton)
2200 NEXT I
2210 IF C$(n, 口n) = 's * "" THEN GB TO 2250
2220 IF n < TF THEN LET TF = п
2230 IF n > EP THEN LET EF = n
2240 G0 T0 2320
2250 IF n <> BP THEN GO TO 22BO
2260 IF BF = On OR C叓(BF; On)<>" "*"
    THEN GO TD 2320
2270 LET EFF = BP-ON * GO TD 2260
22BO IF n <> TF THEN GO TO 2320
2290 IF C&(TF; On) <> "**" THEN GO TO 2320
23OO IF TP <> EF AND TP <> In THEN LET TF = TF+ON
    #GO TO 2290
2S1O LET TF = On
2320 LET DP = n
23SO IF n & TF THEN LET PD = TF * GO TD 23BO
2340 LET numlp = ze
2350 IF pp = TF OR numID = 11 THEN GO TO 238O
236O IF C安(pD; Or! <> " = ""
        THEN LET numlp = numlp+or
2370 LET FD = PP-DN * GO TO 2SSO
23BQ LET Pli = pP * LET pl2 = EP
2390 GO SUE 1000
    * REM print &a&blocr *ot &lines
2400 60 TO mr
3OOO REM
301O REM INU COmmandS*************** TRU
302O LET k% = A$(TO tw)
3030 IF k\& = "du" THEN GO TO 5OOO
3040 IF k㐁 = "Qx" THEN STOF
305O IF k\& = "1i" THEN GO TO 4000
30\&O IF k:隹 "10" THEN GO TO 7OOO
3070 IF k* = "mE" THEN GO TO BOOO
30B0 IF k\& = "re" THEN RLNN
309O IF k名 = "rL" THEN FFINT USFR R
उ10O IF kt = "sa" THEN GO TO BOOO
310 GO TC mr
4OOG REM
4010 FEM INU LiEt rroutinew*********** TRU
4020 LET pl1 = TF = LET O12 = EF
4OSO LET NI = CODE A* (6 TO 6)
4040 IF LEN A* > +r AND nI > 47 AND nI < 5B
THEN LET Pl1 = UAL AD(5 TO 8)
405O GO SUE 100O
406O GO TO mr
5000 FEM
5010 FEM SNU DUMP - routine************* IRU
5020 CLS % PRINT AT zE, 25% INK On; INVERSE ON
\# FLASH ON: "DUMPINS" * LET G = F

```
```

5OSO FRINT AT 口ח= zE;
5O40 FOF J = TF TO EF
SGSO IF C车(J; 0N) = "**" THEN GO TO 5470
5OGO IF C悉(J; tw, OR TO On) <> "1" THEN GO TD E%BO
5O70 FOKE G% ze * FOKE G+an= ze % POKE B+tw= ze
* POKE G+tr= ze
SOBO LET jl = VAL (C\&(J% tw% tw TD tw)+C\&(J= tr))
5OPO PFIINT TAE tr- LEN STR生 I: INVEFSE Oח% I
; TAE 号品 INUEFSE zE: "*"

```

```


# = > " %

5100 IF jl < ze OR j1 > 1% THEN GO TO 5460
S110 LET C.J = FN D(C\&(J; ON))
5120 PRINT TAE 17- LEN STR\& jI: INUEFSE ON: jl

# TAB 1E; INUERSE ze; "*"; Cto(jl; On)

```

```

C車(jl; fr):
5130 IF ABS CI <> On THEN GD TO 5460
Si\#O LET dd = (jl > j)-(j1 < J)
515O LET je=G % LET d口 = ze
5160 IF }11=J\mathrm{ THEN GO TO 527O
5170 LET [1 = I+dd
SIBO LET nI= ze * IF C星(EI; ON) = "**"
THEN GO TO 5220
5190 IF [安([1; tw; On TO On)<> "1"
THEN LET nI = On+(CD(El; tw)<>> st***)
+(C安(Clg tr)<>"**")
+(C年(c], fr)<>>",***)
* En T0 5220
5200 LET TJ = FN O(E串(E1; ON))
5210 LET n1=(TJ=On)*tr+(T,I= - On) **w
5220 IF El = jl AND dd > zE THEN GO TO 5270
E230 LET dp = dp+n!
5240 IF E1 = j1 THEN GO TO 5270
5250 LET E1 = -1+dd
5260 60 TO 5180
5270 IF EJ = m, THEN LET ja = ja+ddwdp+(dd > ze)具tr
* GO T0 5S10
5280 IF dd > zE THEN LET dp = dp+2
5290 TF dp > 126 AND Nd < zE THEN GO TD 5460
5300 IF dp > 12% AND dd > zE THEN GD TO 5460
STO LET V = 16% FN d(C*(d, on, on TO on))
* FN d(C安(J; 吅; tw TO tw))
S32O PDME G% V % LET G = G+ON

```

```

    * LET G=E+On * POKE G% TNT (ja/gk)
    * LET G = G+an * GO TO SSSO
    5.40 IF dd< ze THEN LET dp = -dp
55O LET dp = dp-tw % FOHE G% dp % LET G = g+OM
5SBO FRINT "OE"
5%70 EO TO 5470
5BG FOR I = OM TO }7\mathrm{ STEP tw

```
```

5.390 LET K = INT (I/tw+on)
5400 LET V = 16* FN d(C\&(J; Kg on TO on))
+ FN d(C\$(Js K, tw TO tw))
5410 IF }V<<zE THEN GO TO 544
5420 FOKE G: V
5430 LET G = G+on
5440 NEXT I
5450 GO TO 5470
546O PRINT "**"
5 5 4 7 0 ~ N E X T ~ J ~
5480 FFFiINT AT ze, 25; "********"
* GO TO mr
6000 REM

```

```

6020 INFUT "Starting\&address * *"; dm
60SO CLS * PRINT AT ze. ze;
GO40 LET G = dm * LET F = ze
6050 LET F = F+on
* PRINT TAB 5- LEN STR串 G; G ; TAB 6;
6060 FOR I = on TD fr
6070 LET V = FEEK G
6080 LET H = INT (V/16)
6090 LET L = V-16*H
610O PFiINT D$(H+on); D$(L+on); "*";
6110 LET G = G+on
6120 NEXT I
6130 FRINT " ="
6140 IF F <> 22 THEN GO TO 6OSO
6150 LET k\$ = INKEY\$ = IF k\$ = "* THEN GO TO 6150
6160 IF k$<> "m" AND k$ <> "M" THEN LET F = ze
* FOKE 23692, qk-ON = GO TO 6OSO
6200 POKE 23692, on = PAUSE 20 % GO TO mr
7000 REM
7010 REM INV LOAD************草草事事事* IRU
7 0 2 0 ~ C L S ~
7030 INFUIT
"Load_array * Press \&any \&key \&when \& \& \&ready = \&"
; k\$
7040 PRINT AT zes 25; INVEFSE On; FLASH ON; "LOADING"
7050 LDAD "SOurce" DATA C\$()
7060 FOF I = On TO In
7070 LET TP = I
7080 IF Cक(I, on) << " \& *" THEN GO TO 7100
7090 NEXT I
710Q FOR I = ln TO ON STEF - 1
7110 LET BP = I
7120 IF C\&(I; On) <> "\&." THEN GO TO 7140
7130 NEXT I
7140 PRINT AT ze, 25; " % < < + +\omega+"
7150 GO TO 9150
8OOO REM

```

```

8020 INFUT "Enter \&name * \&"; n\$
8030 IF n\$ = "" THEN GO TO 8020
8040 INFUUT
"Source_or \&Machine_code * \& (5_or \&m)"
; k\$
8050 IF k\$ <> "s" AND k\$ <> "m" THEN GO TO 8040
8060 IF k\$ = "s" THEN SAVE n\$ DATA C$() % GO TO mr
8070 INPUT "Starting&address * &"; ss
8080 INPUT "Finishing&address * &"; sf
8090 LET sb = sf-ss+on
8100 SAVE n$ CODE 5s, 5b
8110 GO TO mr
9 0 0 0 ~ R E M
9010 REM initialisation
9020 LET ze = PI - PI = LET on = PI / FI
* LET tw = on+on * LET tr = on+tw
* LET fr = tw+tw * LET qk = 256
* LET mr = 2020 * LET 1n = 200
9025 BORDER 7 = PAPER 7 = INK on = INVERSE ze
* OVER ze % FLASH ze % BRIGHT ze
* BEEP . 25, 24 = BEEP . 25, 12
9030 DIM A$(15) * DIM O$(tw)
9040 LET TP = ln * LET BP = on
* REM line, number, buffer
9050 DIM C\&(ln, fr, tw) = REM holds_code
9060 PRINT AT ze, 20; INVERSE on; FLASH on
; "INITIALISING"
9070 FOR I = on TO ln
9080 FOR J = on TO fr
9090 LET C\$(I, J) = "*"
9100 NEXT J
9110 BEEF = 01, 20
9 1 2 0 ~ N E X T ~ I ~

```

```

9140 LET D\$ = "0123456789ABCDEF"
9150 CLS = PRINT "Lowest_address * *"; 31500
9160 INPUT "Loading\&address * "'; R * PAUSE 20
9170. IF R < 31500 THEN GO TO 9160
9180 CLS * GO TO mr

```

\section*{Hexload Machine Code Monitor}

This BASIC program can be a monitor program on its own as it can be used to WRITE hexcode onto the memory, LIST memory, MOVE memory content around, SAVE the memory onto cassette and LOAD from the cassette to memory.

On the other hand we can use Hexload as a semi-linking loader for code created by the EZ-CODE program. This is because EZ-code can only be used to input small modules of less than 800 bytes and less than 200 instructions.

So for large programs, we use EZ-code to develop the modules and save each module as machine code on cassette.
Then we use HexLoad, which is a much smaller BASIC program, to load these modules and link them together by moving the modules into their appropriate memory locations.

We will actually apply this technique as we develop the FREEWAY FROG program.

Concept behind Hexload

The concept behind Hexload is extremely simple.
The monitor program actually set the RAMTOP of BASIC system to 26999.

That means you can input your machine code program anywhere betweem memory locations 27000 to 32578 for 16 K Spectrum and 27000 to 65346 for 48 K Spectrum.

Hexload is a straight forward machine code monitor program.
It offers basic monitoring functions like:
WRITE onto memory in Hex format
SAVE from memory to cassette
LOAD from cassette to memory
LIST memory contents from a starting address
MOVE memory contents from one locations to another.

Hexload Instructions Summary
1. WRITE

Write code in HEX format onto the memory.

Procedure:
a. Input start of memory where you want to write to in decimal format in response to the prompt.

The address is 1 imited to \(27000-32578\) for 16 K
eg. Write to address: 27000(ENTER)
b. Enter codes in hex format.
c. Press " \(m\) " to return to main menu.
2. SAVE

Save memory to cassette.
Procedure:
a. Input memory from which saving starts, can be any address \(0-32767\) for 16 K

0-65535 for 48 K
b. Input number of bytes to be saved.
c. Input name of the module to be saved.
d. Press any key when the cassette is ready.
e. Option of verifying the module saved on to the cassette.
It is good to verify so as to ensure that there is no corruption of the module during the saving procedure.
3. LOAD

Load machine code module from cassette.
Procedure:
a. Input memory address to which the module is start loading. The address is limited to same range as in write command.
b. Enter the name used when the module is saved. If you are not sure of the name, just press (ENTER).
4. LIST

Display memory contents starting from an address.
Procedure:
a. Input address start listing from. Can be any address as in SAVE command above.
b. Type any key to continue the display.
c. Type " \(m\) " to return to main menu.
5. MOVE

Move memory contents from start address to finish address into new memory address.
Procedure:
a. Input move from memory, any address as in the range of SAVE command.
b. Input move until memory, any address as in the range of SAVE command.
c. Input move to memory, address range as in WRITE command.
d. You can even copy the ROM into RAM by using this command.
eg. Move from memory: O(ENTER)
Move until memory: 1000 (ENTER)
Move to memory: 32000 (ENTER)
this will move ROM 0 to 1000 to RAM address 32000.

NOTES: Any of the input in above commands which breaches the address range will result in the input being reprompted.

\section*{EXERCISE:}

Try using this monitor to input the module we have developed with EZ-code.

HEXLOAD
Copyright（G） 1982 by William Tang and David Webb
```

100 REM
110 REM monitor tprogram
120 CLEAR 26999 * LET ze = PI - FI
* LET on = PI / PI * LET tw = on+on
* LET qk = 256 * LET 1m = 27000
* LET mr = 140 % LET wl = 340
130 GO SUB 2000
140 CLS
* PRINT "Start _of zmarhine code_area = "
; 1m
150 FRINT "menu" * PRINT
* FRINT
" - - - - write \&machine \& code = = = = = = = .1"
160 PRINT
* PRINT
" \& \& Save _ \&machine code }========\mp@subsup{2}{}{\prime\prime
170 PRINT
* FRIINT
" -- + Load__machine_code= = = = = = . = S"
IBO PRINT
* PRINT
" \& н- -List \& mmachine_rode= = = = = = = 4"
1 9 0 ~ P R I N T
* FRINT
" * * * Move - _machine rode = = = = = = 5",
2 0 0 ~ P R I N T
* PRINT
"Flease_press_appropriate,key,"
210 LET g% = INKEY\&
220 IF go = "m" OR g早 = "M" THEN STOF"
230 IF g㐁 = "" OR g婁< "1" OR 口$> "与"
    THEN GO TO 21O
240 CLS
    * PRINT "Start _of amachine_code aarea = "
        ; 1m
250 G0 TO 300* VAL g$
SOO REM INU Hrite****************** IRU
310 INPUT "Write_to_address ="; d
320 IF d > mm DR d < 1m THEN GO TO ङ10
3SO FRINT * PRINT "Write_Address * *"; d
* FRINT "To\&return_to\&menu_enter *"m"""
34O LET аक = "*
350 IF a\$ = "" THEN INFLTT "Enter hhex = arode **
; ב变
S60 IF ב車(On) = "m" OR ヨ車(on) = "M"
THEN GO TO mr
370 IF LEN a\$/tw<> INT (LEN aq/tw)
THEN FRINT "Incorrect antry=";
* GO TO wl

```
```

380 LET c = ze
390 FOR f = 16 T0 On STEP -15
400 LET a = CODE as( (f = 16)+tw束(f = on))
410 IF a<48 OR a > 102 DR (a > 57 AND a< 65)
OF (a > 70 AND a< 97)
THEN PRINT "Incorrect \&entry*"g
* GO TO wl
420 LET c = c+f*((a< 5B)*(a-48)
+(a>64 AND a<71)*(a-55)+(a > 96)*(a-87))
43O NEXT f = POKE d; c * LET d = d+on
440 PRINT a串( TO tw); "*";
45O LET a串 = ato(ड TO)
46O IF d = LIDG
THEN FRINT
"Warning * you \& are \&now \& in t the suser
graphics_area!"
* GO TO wl
470 IF d = UDG-20
THEN FFRINT
"Warning * you \&are \&now \&in_routines
memory =area!"
*GD TO wl
4BO GO TO wlton

```

```

610 INFUT "Save*M= C= \&from\&address *"; a
G20 INPUT "Number * Of \& bytes ton\&be\&saved *"; n
G30 INPUT "Name \&of the aroutine *"g a*
640 SAVE ad CODE as n
650 PRINT "DO\&yOu_wish_to_verify?"
660 INFUT V串
670 IF V㐁<> "Y" THEN GO TO mr
6BO PRINT "Rewind_tape_and_press,""PLAY""="
690 VERIFY a串 CODE ב% !
700 PRINT "O.K." * FAUSE 5O
710 GO TO mr

```

```

910 INPUT

```

```

            ; a
    920 IF a > mm OFi a< 1m THEN GO TO 910
930 INPUT "Frogram_name *"; a\$
940 PRINT "Press \& "Play"" %On ttape="
95O LDAD a\& CODE a % GO TO mr
1200 REM INV Li5t******************* IRU
1210 LET コ妻 = "0123456789ABCDEF"
1220 INFUTT "List AAddress *"; d
12SO FRINT "Fress_""M"" \& to\&return to\&Menu."
1240 LET a = INT ( PEEK d/16)
* LET b = PEEK d-16* INT (FEEK d/16)
1250 PRINT d; TAB 7; a串(a+on); a串(b+on)
1200 LET d = d+on
1270 IF INKEY串 = "m" OR INKEY串 = "M" THEN GO TO mP
1280 GO TO 1240
1500 FEM INV MOVe******************* IRU

```
```

EIO INPLIT "MDVE\&FrOm_m\&mOry * *" fm

```

```

E*G INPUT "MOYE to imemOry % *" tm
440 IF tm > fm THEN GO TO 1S10
OSO LET TRO = tm
IGO FDF I = +m TO um
\#70 FCKE m0, FEEK I
EBO LET mp = mp+on
400% FEXT \&
1b00 GO T- m%
TGT LET mp = um+tm-+m
162O FOF I = im TO fm STEF -OT
16SO POKE TD, FEEK, I
1640 LET mp = mp-DN
1\&SO NEXT I
1640 9T T0 mF
20OO LET RT = FEEK 237S2+G\&* FEEK 2S7SS
2010 IF FT = 65SES THEN LET mm = 65.347
* LET UDE = 65.67
202O IF RT = 32767 THEN LET mm = 32579
* UET UDE = उ2S%%
2OSO LET ח1 = INT (HDG/G\&)

```

```

TG50 FETUFN

```

\section*{The \\ Freeway Frog Program}

\section*{Program Design}

This program is about frogs hopping their way home by crossing from one side of a highway to the other.

There are trucks and cars and motor bicycles on the highway with police cars frequently patrolling the highway.

Scores are given by the number of moves hopped from one side to the other side.

You must understand the game very clearly because you are the programmer.
This is merely the problem definition stage.
Unless we can clearly define and understand the problem it will be very hard for us to know where we are heading in the later stage of the design and development of the whole project.

FREEWAY FROG program structure

Now we can apply what we have learnt about TOP DOWN MODULAR program design. We proceed from very high level and divide the whole program up into well-defined logical modules.

They are as follows:
1. INITIALISATION
perform all initial tasks.
2. TRAFFIC FLOW
control of traffic on the highway.
This can again be logically subdivided into
i. regular traffic flow eg. trucks, cars and motorcycles.
ii. irregular flow traffic eg. police car.
3. FROG
control the movement of the FROG, crash testing as well as home testing.
4. GENERAL PROGRAM CONTROL
this part of the program takes care of the score calculation and display, testing for termination of the game.

\section*{5. TERMINATION}
perform the house keeping job before returning from the program.

Developing the FREEWAY FROG program

In developing the FREEWAY FROG program we have divided it into six stages. The division into these six stages follows very closely to the logical breaks shown above.

With each stage of development, we will have testing to ensure each stage is working before proceeding to the next stage.

The six stages will be:
1. Data Base design
involving the design of objects shape, the creation of
database for each object and variables that the program will work on.
2. Initialisation
involves the setting up of the screen, and the initialisation of various variables.
3. Traffic flow
here we develop only the regular traffic flow and test it separately from the irregular police car appearance which involves different logic.
4. Police car
we develop and test the police car movement.
5. Frog
this will involve testing of frog movement, moving the frog by blanking the old frog and drawing the new frog, test for crashing, calculating scores ...etc.
6. Program control
handles updating of highscore, restart of game, abortion of game, return from the program.

Before we proceed to develop the stages of FREEWAY FROG, we will introduce here a BASIC program which will adds up thecontents of a block of memory and generate the sum as a "checksum".

You may find this checksum useful to check for data entry errors.
9000 REM
9010 REM checksum
```

9020 INPUT "From address: ";f
9030 INPUT "To address : ";t
9040 LET s=0
9050 FOR I=f TO t
9060 LET s=s+PEEK I
9070 NEXT I
9080 PRINT "Checksum: ";s
9090 GO TO 9020

```

Enter the start of the memory block, then the end of the memory block which you want to do the checksum in decimal value. The BASIC program will generate the checksum value.

\section*{Stage 1-Data Base}
**** Design of object shape \(\begin{array}{r} \\ * * * ~\end{array}\)

As this is a two way traffic game, we need to design two truck shapes: a left truck shape and a right truck shape etc...

For the FROG, there will be four possible directions and so there will be four shapes, one for each direction.

Let us adopt the following convention for position of an object and for drawing each object:

If the shape is composed of four characters

C D
A B
the position pointer will be pointing to character A.

Character \(A\) is drawn first, then character B ... until the whole row is finished.
Then we'll draw the next row up. That is, repositioning to one line above to character C.

Thus, we will organise the shape database as

Shape ABCD
Don't forget that each character shape is defined as eight bytes.

If we adopt the principle of drawing each character from top byte to the bottom byte, then we will need to organise the shape database also from top to bottom. Thus, the shape database will look like this:
Shape
\begin{tabular}{l}
\(a 1, a 2, a 3, a 4, a 5, a 6, ~ a 7, ~ a 8\) \\
\(b 1, b 2, b 3, b 4, b 5, b 6, ~ b 7, ~ b 8 ~\) \\
\(c 1, ~ c 2, ~ c 3, ~ c 4, ~ c 5, ~ c 6, ~ c 7, ~ c 8 ~\) \\
\(d 1, ~ d 2, ~ d 3, ~ d 4, ~ d 5, ~ d 6, ~ d 7, ~ d 8 ~\)
\end{tabular}

Let's adopt another principle that when we draw a shape, we will draw the whole shape into its screen memory location first, then we change the attribute file.

We will therefore store the attribute data that relates to that shape after its screen memory data.

Unlike the shape, for each character there is only one corresponding attribute data byte.

So, to cater for the attributes data we have four attribute data bytes after the above thirty two shape data bytes. (for a four character shape).
**** Input of object shape \(\% * * *\)
\begin{tabular}{llllllr} 
label & line\# & from(H) & to(H) & from(D) & to(D) & chechsum \\
----- & ----- & ------- & ---- & ------ & ----- & ------ \\
FRGSHP & 120 & 69AFH & 6A36H & 27055 & 27190 & 18085 \\
LBIKE & 340 & 6A37H & 6A76H & 27191 & 27254 & 3647 \\
LBATT & 430 & 6A77H & 6A7EH & 27255 & 27262 & 28 \\
RBIKE & 460 & 6A7FH & 6ABEH & 27263 & 27326 & 3355 \\
RBATT & 560 & 6ABFH & 6AC6H & 27327 & 27334 & 28 \\
LCAR & 600 & 6AC7H & 6B26H & 27335 & 27430 & 5073 \\
LCATT & 730 & 6B27H & 6B32H & 27431 & 27442 & 36 \\
RCAR & 770 & 6B33H & 6B92H & 27443 & 27538 & 4902 \\
RCATT & 900 & 6B93H & 6B9EH & 27539 & 27550 & 12 \\
LTRUCK & 940 & 6B9FH & 6C76H & 27551 & 27766 & 22023 \\
LTATT & 1230 & 6C77H & 6C91H & 27767 & 27793 & 87 \\
RTRUCK & 1280 & 6C92H & 6D69H & 27794 & 28009 & 21834 \\
RTATT & 1570 & 6D6AH & 6D84H & 28010 & 28036 & 87 \\
BLANK & 1620 & 6D85H & 6D88H & 28037 & 28040 & 0
\end{tabular}

Module from 27055 to 28040 , 986 bytes, checksum is 79197.
Suggested name "shapdb", ( shape database ).
All the above objects except the Frog can be grouped into SHAPE data bytes followed by attribute data bytes.

The reason why the Frog shape database is not of that format is because we have decided that the frog has only one colour at any one time, either GREEN when it is alive, or RED when it is dying, or YELLOW when it reaches home.

In this game, we use BLACK (0) as the paper colour except for the highway boundary and the top information line where we use WHITE (7) as paper colour.

For objects that move only on the highway, paper attribute will be 0 and the ink colour will be that given in its database.

Before we input the shape data base into memory and store it onto cassette, it is assumed that you understand character representation in memory.

We will now explain the assembler listing using the example of shape FROG1, starting at line 160.

In line 160 , you will see
69B7 6F 160 FROG1 DB \(111,15,31,159,220,216,120,48\)
OF \(1 \mathrm{~F} \quad 9 \mathrm{~F}\) DC D8 7830

69B7 is the memory address in hexadecimal format
6 F is the start of the eight bytes of the current DB instruction in Hexadecimal value.
The hexadecimal value of the next seven bytes are in the next line between line 160 and line 170. ie \(0 \mathrm{FH}, 1 \mathrm{FH}, 9 \mathrm{FH}, \mathrm{DCH}, \mathrm{D} 8 \mathrm{H}, 78 \mathrm{H}, 30 \mathrm{H}\).

160 is the line number of the assembler listing.
FROG1 is the label. This is for our benefit only.
DB is a mnemonic. It means that what follows is a sequence of bytes. (Similar to DATA in BASIC).
\(111,15,31,159,220,216,120,48\)
are the bytes to be loaded into the memory.
Now let's build the FROG1 shape.
\begin{tabular}{llll}
00 & 00000000 & 00000000 & 00 \\
01 & 00000001 & 10000000 & 80 \\
23 & 00100011 & 11000100 & C4 \\
25 & 00100101 & 10100100 & A4 \\
6F & 01101111 & 11110110 & F6 \\
4F & 01001111 & 11110010 & F2 \\
DF & 11011111 & 11111011 & FB \\
FF & 11111111 & 11111111 & FF \\
& & & \\
6F & 01101111 & 11110110 & F6 \\
OF & 00001111 & 11110000 & F0 \\
1F & 00011111 & 11111000 & F8 \\
9F & 10011111 & 11111001 & F9 \\
DC & 11011100 & 00111011 & \(3 B\) \\
D8 & 11011000 & 00011011 & 1B \\
78 & 01111000 & 00011110 & 1E \\
30 & 00110000 & 00001100 & OC
\end{tabular}

Remember:
i. we draw the bottom row first from left to right.
ii. Then we draw the next row up.
iii.For each character, we draw the eight bytes from top to bottom.
iv. Then at the very last, we fill in the attributes.

FRGSHP in line 120 defines one of four pointers pointing to the four shapes of the frog. In the program, we will therefore be able
to find the correct shape given the direction of the frog.

DEFW is a mnemonic that means we want to define a 2 -byte "nn". The least significant byte is first while the most significant byte is next.
**** Input of shape database \(* * * *\)

Use the Hexload program to input lines 120 to 1590 in the assembler listing. Enter only the hex bytes as shown in column 2.

Remember to save and verify the code before you proceed to the next part of this stage!
**** Design of the objects database ****
We have decided that there will be a regular flow of six vehicles in the two lane of the highway. These are randomly distributed between the two lanes.

Object database will store information about the current status of the traffic:

For example, for each object we need to know:

Existence, Movement cycle count, Direction of movement, whether it's partly on the screen or not, Position pointer, Shape database pointer, Attribute database pointer, Number of Rows the shape occupies, Number of column the shape occupies.

The database carries this information about each object in each game cylce.

The first six group of databases from program line 1710 to 2040 represent the six vehicles that are going to be on the highway. When any vehicle moves off the highway, another vehicle will be generated randomly.

One simple way is to prepare the initial information for each possible vehicle and store this in memory. When a new vehicle is generated, we just go to the corresponding memory locations and restore the database.

We will apply the same principle to the Police car and the Frog.
Therefore, when we build up the object database, we need not build up the temporary database, as this will be initialised by the program.

Format: for the six existing vehicles, the frog and the police car:
\begin{tabular}{lll} 
Existence & DEFB & 1 byte \\
Cycle count & DEFB & 1 byte \\
Direction & DEFB & 1 byte \\
Real/abstract & DEFB & 1 byte \\
Position & DEFW & 2 bytes \\
Shape pointer & DEFW & 2 bytes \\
Attribute & DEFW & 2 bytes \\
Row & DEFB & 1 byte \\
Column & DEFB & 1 byte
\end{tabular}

TOTAL 12 bytes
\begin{tabular}{llllll} 
label & line\# & from(H) & to(H) & from(D) & to(D) \\
----- & ----- & ------- & ----- & ----- & ---- \\
OB1EXT & 1710 & \(6 E 25 H\) & \(6 E 30 H\) & 28197 & 28208 \\
OB2EXT & 1800 & \(6 E 31 H\) & \(6 E 3 C H\) & 28109 & 28220 \\
OB3EXT & 1850 & 6E3DH & \(6 E 48 H\) & 28221 & 28232 \\
OB4EXT & 1900 & \(6 E 49 H\) & \(6 E 54 H\) & 28233 & 28244 \\
OB5EXT & 1.950 & \(6 E 55 H\) & \(6 E 60 H\) & 28245 & 28256 \\
OB6EXT & 2000 & \(6 E 61 H\) & \(6 E 6 C H\) & 28257 & 28268 \\
PCAREXT & 2070 & 6E6DH & 6E78H & 28269 & 28280 \\
FRGEXT & 2180 & \(6 E 79 H\) & \(6 E 80 H\) & 28281 & 28288
\end{tabular}

As mentioned above, these are only temporary working storage. The information that they contain changes as the game proceeds.

There are two other major temporary working storage area. They are used to store what is underneath the frog and the police car respectively.
\begin{tabular}{|c|c|c|c|c|c|}
\hline label & line\# & from(H) & to (H) & from(D) & to (D) \\
\hline FRGSTR & 1650 & 6D89H & 6DACH & 28041 & 28076 \\
\hline PCSTR & 1660 & 6DADH & 6F24H & 28077 & 28196 \\
\hline
\end{tabular}

We do not need to define any of these locations - only allow for them. We only need to build up the following database.

The object database is organised in the following way: FRGDB frog database DBINDEX other object database index

RBDB right bycycle database
LBDB left bycycle database
RCDB right car database
LCDB left car database
RTDB right truck database
LTDB left truck database
\begin{tabular}{ll} 
LPCDB & left police car database \\
LPCATT & left police attribute database \\
RPCDB & right police car database \\
RPCATT & right police car database
\end{tabular}
\begin{tabular}{llllllc} 
label & line\# & from(H) & to (H) & from(D) to(D) & checksum \\
----- & ----- & ------- & ----- & ------ & ---- & ------ \\
FRGDB & 2260 & 6E81H & 6E88H & 28289 & 28296 & 561 \\
DBINDEX & 2320 & 6E89H & 6E94H & 28297 & 28308 & 1734 \\
RBDB & 2400 & 6E95H & 6EAOH & 28309 & 28320 & 640 \\
LBDB & 2470 & 6EA1H & 6EACH & 28321 & 28332 & 692 \\
RCDB & 2540 & 6EADH & 6EB8H & 28333 & 28344 & 523 \\
LCDB & 2610 & 6EB9H & 6EC4H & 28345 & 28356 & 760 \\
RTDB & 2680 & 6EC5H & 6EDOH & 28357 & 28368 & 584 \\
LTDB & 2750 & 6ED1H & 6EDCH & 28369 & 28380 & 809 \\
LPCDB & 2820 & 6EDDH & 6EE8H & 28381 & 28392 & 955 \\
LPCATT & 2890 & 6EE9H & 6EF4H & 28393 & 28404 & 30 \\
RPCDB & 2930 & 6EF5H & 6FOOH & 28405 & 28416 & 379 \\
RPCATT & 3000 & 6F01H & 6FOCH & 28417 & 28428 & 30
\end{tabular}

Module from 28289 to 28428 , 140 bytes, checksum 7697.

Suggested name is "objdb". (object database).

We know that all objects except the FROG have a twelve bytes database.

The meaning and contents of each byte is:
```

* Existence ( 1 byte )
    - set to zero when the object is nonexistant.
    - set to value n where (n - 1) is the number of cycles
that the object will wait before it is allowed to move.
n value for left and right cycle is 2
left and right car is 3
left and right truck is 6
police car is 1
frog is 8
in other words, the police car moves every cycle,
the motorcycle move every alternate cycle etc.
* Cycle count ( 1 byte )
    - initially set as 1 so that it is ready to move straight
away and decrement by one every cycle.
    - when it reaches zero, the object will be allowed to
move and the count will be reinitialised
to the value held in the existence byte.
* Direction (1 byte )
    - all left to right traffic (ie. top lane traffic) will
have direction value zero.

```
- all right to left traffic (ie. bottom lane traffic) will have direction value one.
* Abstract/Real flag ( 1 byte )
- this defines whether objects is partly off the screen
- all left to right traffic will start off with value zero (abstract).
- left to right traffic will change this to one when their position points to the real screen \(4820 H\).
- all right to left traffic will have flag start off with value one (real); the object has a position pointing to the screen. ie 48DFH.
- as the right to left traffic moves off the screen, ie. when the position pointer moves from 48 COH to 48 BFH , this will be changed from real to abstract.
* Position pointer ( 2 bytes )
- 2 bytes pointer storing the current position of the object.
* Shape pointer ( 2 bytes )
- 2 bytes pointer pointing to the shape database of the object.
* Attribute pointer ( 2 bytes )
- 2 bytes pointer pointing to the attribute database of the object.
* Row ( 1 byte )
- store how many rows the object shape occupies.
* Column ( 1 byte )
- store how many columns the object shape takes.
- this value includes two columns of blanks, one at each end of the object.
The purpose of these two extra columns of blanks is to avoid the traffic getting too close to each other.

Now you can key in the object initialise database from listing 2270 to 3010.

You can use EZ-code or Hexload to enter this module. If you use EZ-code, remember to save the source listing as well as the dumped listing.
**** General database ****

We have covered so far the database from 69AFH to 6FOCH ( 27055 to 28428 ).

Now we are going to build up the rest of the database and we
```

classify this as "general database".

```
This is organised as below:
    line 500 to 630 SOUND
        660 to 690 SCORE MESSAGE
        720 to 1210 GENERAL
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline label & line\# & from( H ) & to (H) & from( \({ }^{\text {d }}\) & to (D) & checksum \\
\hline PCTON1 & 500 & 6FODH & 6F10H & 28429 & 28432 & 282 \\
\hline PCTON2 & 510 & 6 F 11 H & 6 F 14 H & 28433 & 28436 & 166 \\
\hline HOMTON & 540 & 6F15H & 6 F 3 CH & 28437 & 28476 & 2565 \\
\hline SCRMS 1 & 660 & 6F3DH & 6 F 42 H & 28477 & 28482 & 540 \\
\hline SCORE & 670 & 6 F 43 H & 6 F 48 H & 28483 & 28488 & 288 \\
\hline SCRMS 2 & 680 & 6 F 49 H & 6F53H & 28489 & 28499 & 732 \\
\hline HISCR & 690 & 6F54H & 6F58H & 28500 & 28504 & 240 \\
\hline
\end{tabular}

Module from 28429 to 28504,76 bytes, checksum 4813.

Suggested name "gendb". (general database).
You only need to input from line 500 to line 690.

From line 720 to line 1210 , memory 6 F 59 H to 6 F 82 H ( 28505 to 28546 ), these are all variables used by the program.

Line 1100 to 1150 are instructions with mnemonic EQU. This assigns a value to the corresponding label and is used by the assembler program. You do not have to enter anything.

Conclusion

Now we have covered the whole database area from memory 69 AFH TO 6 F 82 H ( 27055 to 28546 ).

Examine all modules that you have built, their names, their memory range before you proceed the next stage of the building up of the FREEWAY FROG program.

You should have now developed three modules:
\begin{tabular}{|c|c|c|c|c|}
\hline name & from mem & to mem & length & checksum \\
\hline shpdb & 27055 & 28040 & 986 & 79197 \\
\hline objdb & 28289 & 28428 & 140 & 7697 \\
\hline gendb & 28429 & 28504 & 76 & 4818 \\
\hline
\end{tabular}

Note that the database occupies nearly 1400 bytes!!

\section*{Stage 2-Initialisation}
**** Screen Setup ****

In this module, we set up the highway, the score display, the frog as well as initialise all control variables.

We will do it in three parts.
First, clear the screen and put in the highway.
Secondly, put in all the frogs.
Thirdly, display the score.

This module includes the following routines:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline utine & line\# & from(H) & to (H) & from( D ) & to (D) & checksum \\
\hline INIT & 1240 & 6F83H & 700AH & 28547 & 28682 & 11996 \\
\hline CLRSCR & 7060 & 72D7H & 7316 H & 29399 & 29462 & 5236 \\
\hline DRWHWY & 1820 & 700BH & 7040 H & 28683 & 28736 & 4802 \\
\hline HIGHWY & 1980 & 7038H & 7040 H & 28728 & 28736 & 696 \\
\hline FILHWY & 2070 & 7041H & 7054H & 28737 & 28756 & 2609 \\
\hline LINEUP & 2290 & 7055H & 7079H & 28757 & 28793 & 4325 \\
\hline DISASC & 7630 & 7328H & 7349H & 29480 & 29513 & 3580 \\
\hline SCRIMG & 14500 & 776 FH & 7786 H & 30575 & 30598 & 1855 \\
\hline FINAL & 15390 & 77 FEH & 781 DH & 30718 & 30749 & 2466 \\
\hline
\end{tabular}

Module spread from 28547 to 30749 , 2201 bytes.
Suggested name "init". (intialisation).
Enter first CLRSCR, DRWHWY, FILHWY, FINAL into their corresponding memory locations.

Then enter INIT routine. Enter three bytes of zero for the following lines instead of the CALLs because the routine which are called haven't been developed yet.
\begin{tabular}{|c|c|c|}
\hline line\# & address (H) & address (D) \\
\hline 1430 & 6FAFH & 28591 \\
\hline 1470 & 6 FBAH & 28602 \\
\hline 1490 & 6 FCOH & 28608 \\
\hline 1530 & 6 FCBH & 28619 \\
\hline 1570 & 6FD6H & 28630 \\
\hline 1590 & 6FDCH & 28636 \\
\hline 1630 & 6FE7H & 28647 \\
\hline
\end{tabular}

Then enter the following codes into memory starting from 32000 . Save the module from 28547 to 30598 , 2052 bytes before running the code in memory 32000 .
\begin{tabular}{llll} 
F3 & DI & & ; Disable interrupt \\
D9 & EXX & & ; Preserve HL' \\
E5 & PUSH & HL & \\
D9 & EXX & & \\
CD836F & CALL & INIT & \\
3E7F & KEY & LD & A, 7FH \\
DBFE & & IN & A, (FEH)
\end{tabular}

You should see the screen blacken and four white linesappear on the screen.

The following is a brief description of what each routine does.

\section*{INIT}
set border colour to black
initialise frog-crash flag, frog existence, gameflag number of frog
set random ROM pointer
set frog station (also initial position of frog) to 50ACH
call clear-screen
call draw highway
call line-up frogs (five of them)
load score message
print score
load high score message
print high score
initialise all objects as nonexistent
initialise chase flag, siren sound flag and score
```

DRWHWY
fill top highway line (32 characters of 40AOH)
fill middle highway line (32 characters of 4860H)
fill bottom highway line (32 characters of 502OH)
*remember that highway is white paper black ink
unfill top two-character bytes of top highway
(therefore, they are white)
unfill bottom two-character bytes of bottom highway
(they are also white now)
redraw middle two-bytes of the middle highway

```

\section*{FILHWY}
```

initialise fill character ()FFH)
set loop count to 32 (one line 32 characters)
draw one character (8 bytes)
move pointer to next character each time

```

FINAL
set white border
blank screen
set screen attribute file to white paper and black ink

If everything is fine, save the module first from memory location 28500 to 30800 , 2300 bytes.

Now enter LINEUP, DRWFRG routines. Check the checksum and save the whole module again under the same name, same addresses. Then change memory from 6FAFH (28591) to 6FB1H (28593) to that it corresponds to line 1430 of the assembly listing. ie. CD 5570.

Run 32000 and you will see five frogs line up at the left bottom of the screen.

The following are descriptions of what these two routines do:
LINEUP
set frog direction to 1 (facing right)
set frog shape to FROG2
set attribute number to 2 (green)
if no frog left
then return
else
for number of frog
push BC, DE, HL onto stack draw the frog by calling DRWFRG routine pop HL, DE, BC from stack update draw position

DRWFRG
draw shape using convention discussed earlier calculate attribute pointer fill attribute of frog

Now input DISASC, SCRIMG routines. Check the checksum and save the module again as above.

Now change the memories referred to by the following lines in the assembly listing to the correct codes shown on the listing.
line\# \(1470,1490,1530,1570,1590,1630\).

Run 32000 and you should see the whole screen set up with highway drawn, frog and score displayed.


\section*{}

\section*{Stage 3-Regular Traffic}

In this stage, we develop the regular flow of traffic. ie. all traffic except police car:
```

Traffic control ( including regeneration of traffic)
regenerate traffic
Moving traffic
moving control
drawing traffic
determine drawn shape

```

Below is a table of all routines in this module.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline name & line\# & from( H ) & to (H) & from(D) & to (D) & ecksum \\
\hline TFCTRL & 3090 & 70 BDH & 70D8H & 28861 & 28888 & 2587 \\
\hline REGEN & 3320 & 70D9H & 710 EH & 28889 & 28942 & 5673 \\
\hline MOVTRF & 3700 & 710FH & 71 AEH & 28943 & 29102 & 14831 \\
\hline MVCTRL & 4720 & 71 AFH & 7208H & 29103 & 29192 & 9222 \\
\hline DRAW & 5560 & 7209H & 7295H & 29193 & 29333 & 13923 \\
\hline RSHAPE & 6630 & 7296H & 72D6H & 29334 & 29398 & 6803 \\
\hline RANDNO & 15050 & 77 CCH & 77 DDH & 30668 & 30685 & 2194 \\
\hline
\end{tabular}

Module from 28861 to 30685 , 1824 bytes.

Suggested name "regtrf". ( regular traffic).

Again, it is useless to generate a total checksum of the whole module because the memory range covers some undeveloped memory area. But it is important that you check the checksum of each routine after entering it.

We develop this module in two parts.

Firstly, the draw routine for traffic.
Secondly, the traffic control and draw control.

Input DRAW, RSHAPE routines into their memory region, checksum and save them.

Then entering the following testing program starting from memory 32000 .
\begin{tabular}{|c|c|c|c|c|}
\hline F3 & & DI & & \\
\hline D9 & & EXX & & \\
\hline E5 & & PUSH & HL & \\
\hline D9 & & EXX & & \\
\hline CD836F & & CALL & INIT & \\
\hline 3 E 03 & & LD & A, 3 & ; row count \\
\hline 32606 F & & LD & (ROW), A & ;store in ROW \\
\hline 3 E 09 & & LD & A, 9 & ; column count \\
\hline 325F6F & & LD & (COLUMN), A & A ;store in COLUMN \\
\hline 11926 C & & LD & DE, RTRUCK & ;right truck shape \\
\hline 216A6D & & LD & HL, RTATT & ;right truck attri \\
\hline 226A6F & & LD & (ATTPTR), H & HL; store in ATTPTR \\
\hline 3 E 01 & & LD & A, 1 & ; set to real pos \\
\hline 212248 & & LD & HL, 4822H & ; top lane \\
\hline CD0972 & & CALL & DRAW & ; draw shape \\
\hline 3E7F & KEY & LD & A, 7 FH & ;key trap \\
\hline DBFE & & IN & A, (OFEH) & \\
\hline E601 & & AND & 1 & \\
\hline 20 F 8 & & JR & NZ, KEY & \\
\hline CDFE 77 & & CALL & FINAL & \\
\hline D9 & & EXX & & \\
\hline E1 & & POP & HL & \\
\hline D9 & & EXX & & \\
\hline FB & & EI & & \\
\hline C9 & & RET & & \\
\hline
\end{tabular}

Load the database modules in the order they are created.
Load the init module.
Load the routines you developed in this stage.
Save memory 27000 , 4000 bytes into "frog" module. This will
includes all routines you have developed so far.
Enter and save the above test routine in memory 32000.
Run 32000 and you should see the screen set up and a right truck on the top lane as well.

You can change the parameters in the program above between CALL INIT and CALL DRAW to test all other object shapes.

Below is a brief description of the two routines.

DRAW
Similar logic to DRWFRG

\section*{RSHAPE}
trap lower 5 bits of low order byte of position parameter
subtract from 1 FH and add 1
```

trap lower 5 bits again
determine SKIP and FILL depending on real or abstract
calculate attribute position and store in ATTPOS

```

Enter TFCTRL, REGEN and MVCTRL routines in their memory region and save the whole module.

Edit the testing routine as follows:


By now you should realise that we save the whole stage module while we are developing that stage.
Once a module is fully developed and tested, it will be merged together with previous modules and saved into the "frog" module.

We test the modules by a small testing program starting from memory 32000.

After you have done all the housekeeping work for your modules, test run the new "frog" module.

If everything is correct, you should see the whole screen as before plus all traffic moving at a very fast speed in the two lanes. This is because there is no delay between each program cycle.

A short description of the routines.
```

TFCTRL
load generation flag
if not regeneration
decrement flag count
return
else
regenerate the first nonexistence object by calling

```
the REGEN routine
return
```

REGEN
save existence database pointer
generate random number 0 to 5
test the first two character of the screen position
where the object is created
if the sum of the attributes of those two position is
not equal to zero
then return (traffic jam)
else
determine the initialise database
load into temporary working database
set regeneration cycle count to 2
return

```

\section*{MOVTRF}
```

    for all existing objects
        decrement cycle count
        if count reaches zero
                reload count from existence
                move one character left or right
                store new position in NEWPOS
                test attribute correspondence of the front of
                    objects
                if any nonzero ink
                if not green
                        set jam flag
                else
                    set crash flag
                if jam flag set
                load cycle count with 2(move one cycle
                                    later)
                return
                else
                store new position
                cal1 MVCTRL (move control)
    ```

MVCTRL
if edge reached change real/abstract flag
if left moving
        if on edge (position low order byte \(=1 \mathrm{FH}\) )
            if abstract flag
                set non exist, return
            else
                        goto L1
        else
```

        goto L1
    else
        get end of object
    if reach end of screen (low order byte is OCOH)
        set non exist, return
    L1: refill cycle count
retrieve shape pointer
store attribute pointer in ATTPTR
retrieve ROW and COLUMN of shape
DRAW from new position.
RANDNO
push HL,BC onto stack
retrieve what random pointer pointing to in ROM
update pointer (move down ROM)
Score % HIGH SGGRE O

```



\section*{}
```

Score HIGH जERRE *

```


\section*{Stage 4-Police Car}

In this stage, we will introduce the POLICE car into the program. The POLICE car will be generated randomly and enter with SIREN sounding. It moves every cycle and there is no traffic jam in its course. It will overtake any regular traffic before it.

That is why the program needs to save what is underneath the police car and put it back when the police car moves on.

Below are all routines in this module.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline name & line\# & from( H ) & to (H) & from(D) & to (D) & checksum \\
\hline RESPC & 9560 & 7450 H & 74C1H & 29776 & 29889 & 11011 \\
\hline POLICE & 7930 & 734 AH & 73DEH & 29514 & 29662 & 15769 \\
\hline STRPC & 8830 & 73DFH & 744 FH & 29663 & 29775 & 10615 \\
\hline
\end{tabular}

There are routines which are called in this module which has been developed in previous modules.

Module from 29514 to 29889, 376 bytes.

Suggested name "police".

Enter POLICE and STRPC routines. Checksum and save them in the "police" module.

Then edit the testing program to the following:
\begin{tabular}{llll} 
& & DI & \\
& & EXX & \\
& & PUSH & HL \\
& & EXX & \\
CD4A73 & MOVE & CALL & INIT \\
& & CALL & TFCTRL \\
& & CALL & MOVTRF \\
& & CALL & POLICE \\
& & LD & A, 7FH \\
& & IN & A, (OFEH) \\
& & AND & 1 \\
& & JR & NZ, MOVE1 \\
& & CALL & FINAL \\
& & EXX & \\
& & POP & HL \\
& & EXX & \\
& & EI & \\
& & RET &
\end{tabular}

Load the "frog" module, then the "police" module.

Run the testing program. You should see the POLICE car moving very fast on the highway.

If you want to put in other traffic as well, change the relative jump to JR NZ, MOVE.
Remember to recalculate the displacement offset. (EFH).

As it moves, you would see the POLICE car wipe off the traffic shape as it overtakes them. It may be so fast that you wouldn't notice.
But you can tell when some traffic starts to run into the vehicle in front of them.

Let's look at these routines:
POLICE
if police car non-exist
get a random number if not a mutiple of 31
return
else
set chase flag
determine top or bottom lane randomly
load corresponding initial database.
get direction
store position pointer
retrieve position
move and store NEWPOS
set ROW, COLUMN, REAL/ABSTRACT flag, POS before call RSHAPE
get resulted ATTPOS and test head of shape for green
if green attribute
set crash flag
blank front of police car
call STRPC (for storing of what's underneath policecar)
update position database
call MVCTRL (for moving on and off the screen)
turn off chase flag if non-exist

\section*{STRPC}
```

set HL points to NEWPOS
set DE points to PCSTR (police car store)
store position and 5 byte of information starting from
ROW variable
store according to SKIP/FILL format
all screen memory first
then attribute file

```

Enter the RESPC routine and merge with the previous two routines. Save the whole module as "police".

You need to edit the testing program again to test the storing and restoring.

Although we included the STRPC routine we are not sure that it saved the correct data underneath the police car. Only the RESPC can help us to know that, because it puts what was stored back onto the screen.
change the tesing program to the following:


Adjust the relative jump before you test run the module with "frog".

You should see the POLICE car overtaking vehicles without wiping them off.

The RESPC's logic is as below:

RESPC
```

    return if police car nonexist
    restore the position and 5 bytes into variables
        starting from ROW
    restore screen memory then attribute according to
        SKIP/FILL format
    return
    ```

Finally, enter SIREN routine, checksum and merge it with the rest of the "police" module.

Load "frog" module then reload the new "police" module.

Edit the testing program in memory \(32000^{\prime} s\) as following:
```

CALL INIT
MOVE CALL TFCTRL
CALL RESPC
CALL MOVTRF
CALL POLICE
CALL SIREN
LD A,7FH
IN A,(OFEH)
AND 1
JR NZ,MOVE

```

Run the testing program and you will find the whole traffic flow will slow down．This is because of a constant delay either because of the sound output or a downcount delay loop．
```

SIREN
trap (ENTER) key pressed
if pressed
change siren to no siren or vice versa
if no sound
go to DELAY
else
if no police car
go to delay
else
determine the correct tone database
load onto DE, HL
call 03B5H
return
DELAY: down count 6144

```
Merge this module with "frog" in the memory and reload in "frog".
    Scase \& HIGH SCORE 访



\section*{Stage 5-The Frog}

In this stage we develop the frog routines.

We need to regenerate the frog when a frog dies.

We also need to handle the frog movement, save what is underneath it and restore what was stored back when the frog moves.

We also need to handle the frog crashing or home run and calculate score.

We build up this module in three parts as below.
Regenerate and move frog
store and restore what is underneath handle crashing, homerun and score

All routines within this module is as follows:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline name & line\# & from(H) & to (H) & from(D) & to (D) & checksum \\
\hline FROG & 10280 & 74 C 2 H & 74 E 2 H & 29890 & 29922 & 3818 \\
\hline REGFRG & 10520 & 74E3H & 750FH & 29923 & 29967 & 4079 \\
\hline MOVFRG & 10770 & 7510H & 75D5H & 29968 & 30165 & 19943 \\
\hline RESFRG & 11870 & 75D6H & 7627H & 30166 & 30247 & 8492 \\
\hline STRFRG & 12440 & 7628H & 7690H & 30248 & 30352 & 10136 \\
\hline CRASH & 13160 & 7691H & 76A6H & 30353 & 30374 & 2767 \\
\hline FRGDIE & 13280 & 76A7H & 7707H & 30375 & 30471 & 9965 \\
\hline FRGTON & 13890 & 7708H & 771 CH & 30472 & 30492 & 2435 \\
\hline CALSCR & 14040 & 771 DH & 776 EH & 30493 & 30574 & 8106 \\
\hline
\end{tabular}

Module from 29890 to 30574,685 bytes.

Suggested name "frgrtn" (frog routine).
Enter FROG, REGFRG, MOVFRG, RESFRG, STRFRG and CRASH routines.

Edit the testing program as following:
\begin{tabular}{|c|c|c|}
\hline & CALL & INIT \\
\hline MOVE & CALL & TFCTRL \\
\hline & CALL & RESPC \\
\hline & CALL & MOVTRF \\
\hline & CALL & POLICE \\
\hline & CALL & FROG \\
\hline & CALL & SIREN \\
\hline
\end{tabular}
\begin{tabular}{ll} 
LD & A, 7FH \\
IN & A, (OFEH) \\
AND & 1 \\
JR & NZ, MOVE \\
- & \\
- &
\end{tabular}

Since we haven't entered the FRGDIE routine yet, replace the coding in line 13190 of the assembly listing by \(00,00,00\)

Run the testing program and you should be able to move the frog. The controls are "1"=up, "a"=down, "i"=left, "p"=right.

When the frog crashed, it will simply disappear because the FRGDIE routine which handles the dying procedure of the frog hasn't been put in yet.

The description of these few routines are as following:

FROG
the control routine for the whole FROG module.
```

    if frog crashed
    ```
            goto CRH
    else
            set score-flag to no score (0)
            call REGFRG
            decrement cycle count
            if count non zero
                return
            else
                reset cycle count
                call MOVFRG
                    if not crash
                    return
CRH:call CRASH routine
    return

\section*{REGFRG}
if frog does not exist
load frog initial database to working database update frog station to three position left
initialfse OLDFRG and NEWFRG to FRGPOS
initialise frog storage area to 0
return

MOVFRG
initialise registers
C - absolute movement
B - frog direction
```

                                    DE- frog shape
    test frog movement
1 - up, a - down, i - left, p - right
store shape, direction
if absolute move is zero
return
else
restore old frog position
calculate new frog position and store
test up screen position, right screen, bottom screen,
frog station
if valid
store position into NEWFRG
set score flag.
restore OLDFRG
if OLDFRG equal NEWFRG
return
else
call RESFRG
set OLDFRG equal NEWFRG
move stored direction, shape pointer to frog
database
call STRFRG
return

```

\section*{RESFRG}
restore underneath frog based on OLDFRG position memory first then attributes

\section*{STRFRG}
store underneath frog based on NEWFRG position draw frog while drawing as well

CRASH
reset crash flag
set frog nonexist
call FRGDIE routine (dying procedures)
call RESFRG routine (place back what was underneath)
decrement number of frog

After you have saved up all the modules, enter the CALSCR, FRGDIE and FRGTON routine.

To test the crash handling routine, replace 13190 of the listing by the following instruction:

7698 CDA776 FALL FRGDIE (30360)

Edit the testing program to the following:

CALL FROG
CALL CALSCR (---------
CALL SIREN
.
-
-

Merge the routine in the "frgrtn" module and run memory 32000 together with the "frog" module.

When the frog crashes, it will flash red and vanish.
FRGDIE
test frog reaches home or die
set die tone, red colour attribute
if reaches home add one to third digit of score
(bonus 100 points)
call DISSCR (display score) set home tone, yellow colour attribute
draw frog based on OLDFRG, FROGSH, and attribute just set by call DRWFRG
flash frog with the attribute five times

\section*{FRGTON}
call TONE1 (tone code from SIREN routine)
move up or down the tone database depends upon attibute used to flash the frog (if yellow then down db )
( if red then up db )

\section*{CALSCR}
if frog non-exist return
else
if score flag not set
return
else
if go up
add one to tenth digit of score (10 points)
else
if not within the highway
return
else
add one to tenth digit
readjust all score digits
build up score printing image
display score printing image
Score HIEH EQURE B




等筑筑算


4＊ \(\square\)



余篗事金

\section*{Stage 6-Control}

In this stage we develop the control routine for the whole program.

The main control is that when the game is finished, high score is updated and the game is restarted automically.

In any cycle, the user can abort the game by pressing the space key.

You will find that line 180 to 440 of the listing looks very similar to the testing program we have been developing.

Routines left for program are as follows:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline name & line\# & from( H ) & to (H) & from( \({ }^{\text {( }}\) & to (D) & checksum \\
\hline START & 180 & 6978H & 69AEH & 27000 & 27054 & 8427 \\
\hline OVER & 15200 & 77DEH & 77FDH & 30686 & 30717 & 2491 \\
\hline
\end{tabular}

Now enter these routines into the memory. Save them together with the "frog" module and save the whole module as "frog".

Run 27000 instead of 32000 and you will have the whole program working.

OVER
compare all digits of HISCR and SCORE +1
for the first nonequal digit
if HISCR digit is lower update HISCR to SCORE+1
else
return
return

Congratulations and I hope you enjoyed the development of the FREEWAY FROG program.

Store 1140 HIGH SCOFE 1 H40


\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & 71 & C1 & FC & 7 F 1F & 1F 1F & & \\
\hline \multirow[t]{2}{*}{69EF} & co & & & 00230 & & DE & 192,240, 156,192,240,248,244,254 \\
\hline & Fo & 9 C & CO & FO F8 & F4 FE & & \\
\hline \multirow[t]{2}{*}{\(69 F 7\)} & FF & & & 00240 & FROG3 & DB & \(255,223,79,111,37,35,1,0\) \\
\hline & DF & 4F & 6 F & 2523 & 0100 & & \\
\hline \multirow[t]{2}{*}{69FF} & FF & & & 00250 & & DB & \(255,251,242,246,164,196,128,0\) \\
\hline & FB & F2 & F6 & A4 C4 & 8000 & & \\
\hline \multirow[t]{2}{*}{6 A07} & 30 & & & 00260 & & DB & \(48,120,216,220,159,31,15,111\) \\
\hline & 78 & D8 & DC & 9F 1F & OF 6F & & \\
\hline \multirow[t]{2}{*}{GAOF} & OC & & & 00279 & & DB & 12,30,27,59,249,248,240,246 \\
\hline & 1E & 1 B & SB & F9 F8 & Fo FG & & \\
\hline \multirow[t]{2}{*}{6 A17} & 7F & & & 00280 & FROG4 & DB & \(127,47,31,15,3,57,15,3\) \\
\hline & 2F & 1F & OF & 0339 & OF 03 & & \\
\hline \multirow[t]{2}{*}{GA1F} & Fo & & & 00290 & & DB & \(240,240,248,254,63,131,142,28\) \\
\hline & Fo & F8 & FE & 3F 83 & BE 1C & & \\
\hline \multirow[t]{2}{*}{6 A27} & 03 & & & 00300 & & DB & \(3,15,57,3,15,31,47,127\) \\
\hline & OF & 39 & 03 & OF 1F & 2F 7F & & \\
\hline \multirow[t]{3}{*}{6 A2F} & 1C & & & 00310 & & DB & \(28,142,131,63,254,248,240,240\) \\
\hline & 8E & 83 & 3 F & FE FB 00320 & FO FO & & \\
\hline & & & & 00330 & ; & & \\
\hline \multirow[t]{2}{*}{6 A37} & 00 & & & 00340 & LBIKE & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6A3F} & 1F & & & 00350 & & DB & \(31,63,115,81,169,112,112,32\) \\
\hline & 3F & 73 & 51 & A9 70 & 7020 & & \\
\hline \multirow[t]{2}{*}{6447} & FE & & & 00360 & & DR & \(254,252,252,234,213,206,14,4\) \\
\hline & FC & FC & EA & DS CE & OE O4 & & \\
\hline \multirow[t]{2}{*}{6A4F} & 00 & & & 00370 & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6 A57} & 00 & & & 00380 & & DE & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6A5F} & 01 & & & 00390 & & DB & \(1,3,1,0,3,4,14,31\) \\
\hline & 03 & 01 & 00 & 0304 & OE 1F & & \\
\hline \multirow[t]{2}{*}{6467} & 80 & & & 00400 & & DB & \(128,192,192,224,224,112,119,255\) \\
\hline & CO & CO & EO & EO 70 & 77 FF & & \\
\hline \multirow[t]{3}{*}{6AGF} & 00 & & & & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & \(\bigcirc \bigcirc\) & 00 & 00 & 0000 & 0000 & & \\
\hline & & & & 00420 & ; & & \\
\hline \multirow[t]{2}{*}{6477} & ¢0 & & & 00430 & LBATT & DE & 0,7,7,0 \\
\hline & 07 & 07 & 00 & & & & \\
\hline \multirow[t]{3}{*}{6A7B} & 00 & & & 00440 & & DB & \(0,7,7,0\) \\
\hline & 07 & 07 & 00 & & & & \\
\hline & & & & 00450 & ; & & \\
\hline \multirow[t]{2}{*}{6A7F} & 00 & & & 00460 & RBIKE & DB & \(0, O, O, O, O, O, O, O\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6 AB7} & 7 F & & & 00470 & & DB & \(127,63,63,87,171,115,112,32\) \\
\hline & 3F & 3 F & 57 & AB 73 & 7020 & & \\
\hline \multirow[t]{2}{*}{6A8F} & F8 & & & 00480 & & DB & \(248,252,206,138,149,14,14,4\) \\
\hline & FC & CE & 8 A & 95 OE & OE O4 & & \\
\hline \multirow[t]{2}{*}{6497} & 00 & & & 00490 & & DB & \(\mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6A9F} & 00 & & & 00500 & & DE & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6 AA7} & 01 & & & 00510 & & DB & \(1,3,3,7,7,14,238,255\) \\
\hline & 03 & 03 & 07 & 07 OE & EE FF & & \\
\hline GAAF & 80 & & & 00520 & & DB & \(128,192,128,0,192,32,112,248\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{6 AB7} & CO & 80 & 00 & \[
\begin{aligned}
& \operatorname{Co} 20 \\
& 00530
\end{aligned}
\] & \(70 \mathrm{F8}\) & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & ¢0 & 00 & 0000 & 0000 & & \\
\hline & & & & 00540 & ; & & \\
\hline & & & & 00550 & ; & & \\
\hline \multirow[t]{2}{*}{GABF} & 00 & & & 00560 & RBATT & DB & \(0,7,7,0\) \\
\hline & 07 & 07 & 00 & & & & \\
\hline \multirow[t]{4}{*}{GACS} & ¢0 & & & 00570 & & DB & \(0,7,7,0\) \\
\hline & 07 & 07 & 00 & & & & \\
\hline & & & & 00580 & ; & & \\
\hline & & & & 00590 & ; & & \\
\hline \multirow[t]{2}{*}{6 AC7} & 00 & & & 00600 & LCAR & DE & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & OO & 00 OO & 0000 & & \\
\hline \multirow[t]{2}{*}{GACF} & 00 & & & 00610 & & DB & \(0,0,3,7,15,2,0,0\) \\
\hline & 00 & 03 & 07 & OF 02 & 0000 & & \\
\hline \multirow[t]{2}{*}{6 AD7} & 07 & & & 00620 & & DB & \(7,255,255,159,111,247,240,96\) \\
\hline & FF & FF & \(9 F\) & OF F7 & FO 60 & & \\
\hline \multirow[t]{2}{*}{GADF} & 80 & & & 00630 & & DB & \(128,255,255,255,255,254,0,0\) \\
\hline & FF & FF & FF & FF FE & 0000 & & \\
\hline \multirow[t]{2}{*}{GAE7} & Fo & & & 00640 & & DB & \(240,254,255,159,111,246,240,96\) \\
\hline & FE & FF & 9 F & 6F F6 & FO 60 & & \\
\hline \multirow[t]{2}{*}{GAEF} & 00 & & & 00650 & & DB & \(\mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}\) \\
\hline & 00 & OO & OO & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{GAF7} & 00 & & & 00660 & & DE & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & OO & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{GAFF} & 00 & & & 00670 & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & OO 00 & & \\
\hline \multirow[t]{2}{*}{6807} & 00 & & & 00680 & & DB & \(0, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}\) \\
\hline & 00 & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{GBOF} & 00 & & & 00690 & & DB & \(0,0,0,0,0,63,97,193\) \\
\hline & 00 & 00 & 00 & 00 3F & 61 C1 & & \\
\hline \multirow[t]{2}{*}{6817} & 00 & & & 00700 & & DE & \(0,0,0,0,0,0,128,192\) \\
\hline & OO & 00 & 00 & 0000 & 80 CO & & \\
\hline \multirow[t]{3}{*}{GB1F} & 00 & & & 00710 & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & O0 & 0000 & 0000 & & \\
\hline & & & & 00720 & & & \\
\hline \multirow[t]{2}{*}{6827} & 00 & & & 00730 & LCATT & DE & 0, \(6,6,6,6,0\) \\
\hline & 06 & 06 & 06 & 0600 & & & \\
\hline \multirow[t]{4}{*}{6B2D} & 00 & & & \[
00740
\] & & DB & \(0,0,0,6,6,0\) \\
\hline & 00 & 00 & 06 & 0600 00750 & & & \\
\hline & & & & 00750 & \(\xi\) & & \\
\hline & & & & 00760 & S & & \\
\hline \multirow[t]{2}{*}{6 B 33} & 00
00 & & & 00770 & FCAR & DB & \(0, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}\) \\
\hline & O\% & 00 & 00 & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{6B3B} & OF & & & 00780 & & DB & \(15,127,255,249,246,111,15,6\) \\
\hline & 7F
01 & FF & F9 & F6 6F
00790 & OF 06 & DE & \\
\hline \(6 \mathrm{B4} 3\) & FF & FF & FF & FF 7F & 0000 & DE & 1,255, \(255,255,255,127,0\), \\
\hline \multirow[t]{2}{*}{\(6 \mathrm{B4B}\)} & EO & & & 00800 & & DB & \(224,255,255,249,246,239,15,6\) \\
\hline & FF & FF & F9 & Fb EF & OF 06 & & \\
\hline \multirow[t]{2}{*}{\(6 \mathrm{B5} 3\)} & 00 & & & 00810 & & DP & \(0,0,192,224,240,64,0,0\) \\
\hline & QO & Co & EO & FO 40 & 0000 & & \\
\hline \multirow[t]{2}{*}{6 BSB} & 00 & & & 00820 & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & OO & 0000 & 0000 & & \\
\hline \multirow[t]{2}{*}{\(6 \mathrm{B6} 3\)} & 00 & & & 00830 & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & OO & 00 & 0000 & 0000 & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline GECE & 00 & & & 00840 & & & DE & \(\mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, 1,3\) \\
\hline & 00 & 00 & 00 & 0000 & 01 & 03 & & \\
\hline 6873 & 00 & & & 00850 & & & DB & \(0,0,0,0,0,252,134,131\) \\
\hline & 00 & 00 & 00 & 00 FC & 86 & 83 & & \\
\hline GB7E & 00 & & & 00860 & & & DB & \(\mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}\) \\
\hline & O0 & 00 & 00 & 0000 & 00 & 00 & & \\
\hline A883 & O0 & & & 00870 & & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & 00 & 00 & & \\
\hline 6B8E & 00 & & & 00880 & & & DB & \(\mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}, \mathrm{O}\) \\
\hline & 00 & 00 & 00 & 0000 & 00 & 00 & & \\
\hline & & & & 00890 & ; & & & \\
\hline 6893 & 00 & & & 00900 & RC & ATT & DB & \(0,2,2,2,2,0\) \\
\hline & 02 & 02 & 02 & 0200 & & & & \\
\hline 6899 & 00 & & & 00910 & & & DB & \(0,2,2,0,0,0\) \\
\hline & O2 & 02 & 00 & 0000 & & & & \\
\hline & & & & 00920 & ; & & & \\
\hline & & & & 00930 & ; & & & \\
\hline 689F & Oo & & & 00940 & LT & RUCK & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & OO & 00 & 00 & 0000 & OO & o○ & & \\
\hline 6 BA 7 & 1 F & & & 00950 & & & DB & \(31,31,31,62,61,59,3,1\) \\
\hline & 1 F & 1F & उE & 3D 3R & 03 & 01 & & \\
\hline GBAF & F8 & & & 00960 & & & DB & \(248,252,254,127,184,216,192,128\) \\
\hline & FC & FE & 7F & E8 D8 & Co & 80 & & \\
\hline 6 BR 7 & FF & & & 00979 & & & DB & \(255,255,255,255,6,15,15,6\) \\
\hline & FF & FF & FF & 06 OF & OF & 06 & & \\
\hline 6BRF & FF & & & 00980 & & & DB & 255, 255, 255, 0, 0, 0, 0, 0 \\
\hline & FF & FF & 00 & 0000 & 00 & 00 & & \\
\hline 6BC7 & FF & & & 00990 & & & DB & \(255,255,255,0,0,0,0,0\) \\
\hline & FF & FF & 00 & 0000 & 00 & 00 & & \\
\hline 6BCF & FF & & & 01000 & & & DB & \(255,255,255,0,6,15,15,6\) \\
\hline & FF & FF & OO & 06 OF & OF & 06 & & \\
\hline \(6 \mathrm{BD7}\) & FE & & & 01010 & & & DB & \(254,254,254,4,50,122,122,48\) \\
\hline & FE & FE & 04 & 3274 & 7A & 30 & & \\
\hline 6BDF & 00 & & & 01020 & & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & OO & 00 & & \\
\hline 6BE7 & 00 & & & 01030 & & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & 00 & 00 & 00 & 0000 & 00 & 00 & & \\
\hline 6 BEF & OO & & & 01040 & & & DB & \(0,0,7,9,17,17,31,31\) \\
\hline & 00 & 07 & 09 & 1111 & 1F & 1F & & \\
\hline 6 BF 7 & 02 & & & 01050 & & & DB & \(2,2,250,250,254,252,252,248\) \\
\hline & 02 & FA & FA & FE FC & FC & F8 & & \\
\hline 6BFF & FF & & & 01060 & & & DB & \(255,255,255,255,255,255,255,255\) \\
\hline & FF & FF & FF & FF FF & FF & FF & & \\
\hline \(6 \mathrm{CO7}\) & FF & & & 01070 & & & DB & 255, 255,255, 255, 255, 255,255, 255 \\
\hline & FF & FF & FF & FF FF & FF & FF & & \\
\hline 6 COF & FF & & & 01080 & & & DE & 255, 255, 255, 255, 255, 255, 255, 255 \\
\hline & FF & FF & FF & FF FF & FF & FF & & \\
\hline 6C17 & FF & & & 01090 & & & DB & 255, 255, \(255,255,255,255,255,255\) \\
\hline & FF & FF & FF & FF FF & FF & FF & & \\
\hline GC1F & FE & & & 01100 & & & DB & \(254,254,254,254,254,254,254,254\) \\
\hline & FE & FE & FE & FE FE & FE & FE & & \\
\hline 6 C 27 & 00 & & & 01110 & & & DE & \(0,0,0,0,0,0,0,0\) \\
\hline & OO & 00 & 00 & 0000 & 00 & 00 & & \\
\hline 6C2F & 00 & & & 01120 & & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline & ¢0 & 00 & 00 & 0000 & 00 & 00 & & \\
\hline 6037 & OO & & & 01130 & & & DB & \(0,0,0,0,0,0,0,0\) \\
\hline
\end{tabular}




\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 6ED 1 & 06 & & 02750 & LTDB & DB & 6,1,1,1 & \\
\hline & 0101 & 01 & & & & & \\
\hline GED5 & DF48 & & 02760 & & DEFW & 48DFH & \\
\hline GED7 & 9F6B & & 02770 & & DEFW & LTRUCK & \\
\hline 6ED9 & 776 C & & 02780 & & DEFW & LTATT & \\
\hline GEDB & 0.3 & & 02790 & & DB & 3,9 & \\
\hline & 09 & & & & & & \\
\hline & & & 02800 & ; & & & \\
\hline & & & 02810 & ; & & & \\
\hline GEDD & Q1 & & 02820 & LPCDB & DB & 1,1,1,1 & \\
\hline & 0101 & 01 & & & & & \\
\hline 6EE1 & DF48 & & 02830 & & DEFW & 48DFH & \\
\hline GEES & C76A & & 02840 & & DEFW & LCAR & \\
\hline GEES & E96E & & 02850 & & DEFW & LFCATT & \\
\hline 6EE7 & 02 & & 02860 & & DB & 2,6 & \\
\hline & 06 & & & & & & \\
\hline & & & 02870 & ; & & & \\
\hline & & & 02880 & ; & & & \\
\hline 6EE9 & 00 & & 02890 & LPCATT & DB & 0,5,5,5,5,0 & \\
\hline & 0505 & 05 & 0500 & & & & \\
\hline 6EEF & 00 & & 02900 & & DB & \(0,0,0,5,5,0\) & \\
\hline & 0000 & 05 & 0500 & & & & \\
\hline & & & 02910 & ; & & & \\
\hline & & & 02920 & ; & & & \\
\hline 6EF5 & 01 & & 02930 & RPCDB & DB & 1,1,0,0 & \\
\hline & 0100 & OO & & & & & \\
\hline 6EF9 & 1848 & & 02940 & & DEFW & 481 BH & \\
\hline GEFB & 3368 & & 02950 & & DEFW & RCAR & \\
\hline 6EFD & 016F & & 02960 & & DEFW & RFCATT & \\
\hline GEFF & 02 & & 02970 & & DB & 2,6 & \\
\hline & 06 & & & & & & \\
\hline & & & 02980 & ; & & & \\
\hline & & & 02990 & & & & \\
\hline \(6 \mathrm{FO1}\) & 00 & & 03000 & RPCATT & DB & 0,5,5,5,5,0 & \\
\hline & 0505 & 05 & 0500 & & & & \\
\hline 6 FO 7 & 00 & & 03010 & & DB & 0,5,5,0,0,0 & \\
\hline & 0505 & 00 & 0000 & & & & \\
\hline & & & 03020 & ; & & & \\
\hline & & & 03030 & ; & & & \\
\hline & & & 00480 & ; & & & \\
\hline & & & 00490 & & & & \\
\hline GFOD & 29 & & 00500 & PCTON1 & DB & \(41, \mathrm{O}, \mathrm{OFOH}_{5} 1\) & \%FIRST FOLICE CAR TONE \\
\hline & 00 FO & 01 & & & & & \\
\hline 6 F 11 & 17 & & 00510 & PCTONZ & DB & \(23,0,8 C H, 3\) & ; SECOND POLICE CAR TONE \\
\hline & 0088 & 03 & & & & & \\
\hline & & & 00520 & \% & & & \\
\hline & & & 00530 & & & & \\
\hline 6 F 15 & 46 & & 00540 & HOMTON & DB & \(46 \mathrm{H}, \mathrm{O}, \mathrm{OC} 7 \mathrm{H}, 4\) & ;FROG REACH HOME TONE \\
\hline & 00 C 7 & 04 & & & & & \\
\hline 6 F 19 & 50 & & 00550 & & DE & \(5 \mathrm{SH}_{3} \mathrm{O}, 8 \mathrm{CH}, 3\) & \\
\hline & 008 C & 03 & & & & & \\
\hline 6 F 1 D & 7C & & 00560 & & DB & \(7 \mathrm{CH}, \mathrm{O}, \mathrm{OAlH}_{5} 2\) & \\
\hline & OO A1 & 02 & & & & & \\
\hline 6F21 & AA & & 00570 & & DB & OAAH, \(\mathrm{O}, \mathrm{OF} 1 \mathrm{H}_{3} 1\) & \\
\hline & OO F1 & 01 & & & & & \\
\hline 6F25 & DE & & 00580 & & DB & ODEH, \(\mathrm{O}, 6 \mathrm{DH}, 1\) & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 6F7C & 00 & 01040 & CRHFLG & DEFB & \multicolumn{2}{|r|}{; SET TO 1 WHEN FROG WAS CRASH} \\
\hline 6F7D & 00 & 01050 & TEMDIR & DEFB & 0 - FROG TE & -FROG TEMFORARY NEW DIRECTION \\
\hline 6F7E & 0000 & 01060 & TEMPOS & DEFW & O ; FROG TE & TEMPORARY NEW POSITION \\
\hline \multirow[t]{3}{*}{BF8O} & \multirow[t]{3}{*}{0000} & 01070 & TEMSHP & \multirow[t]{3}{*}{DEFW} & ;FROG TE & \multirow[t]{3}{*}{TEMPORARY NEW SHAPE} \\
\hline & & 01080 & ; & & \multirow[t]{2}{*}{0} & \\
\hline & & 01090 & ; & & & \\
\hline 5020 & & 01100 & BOTHY1 & EQU & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{10, \(08.0,39\)}} \\
\hline 5120 & & 01110 & BOTHY2 & EDU & 5120 H & \\
\hline 4 GAO & & 01120 & TOPHY 1 & EQU & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{50,128. 0,129}} \\
\hline 47A0 & & 01130 & TOPHY2 & EQU & 47 AOH & \\
\hline 4B60 & & 01140 & MIDHY1 & EOU & \multicolumn{2}{|l|}{\% \(\mathrm{x}, 8 \mathrm{~B}=\mathrm{x}, 84\)} \\
\hline \multirow[t]{3}{*}{\(4 \mathrm{C6O}\)} & & 01150 & MIDHY2 & \multirow[t]{3}{*}{EQU} & \multirow[t]{3}{*}{4 C 6 OH} & \multirow[t]{3}{*}{,} \\
\hline & & 01160 & ; & & & \\
\hline & & 01170 & ; & & & \\
\hline \multirow[t]{3}{*}{3 coo} & & 01180 & CHRSET & \multirow[t]{3}{*}{EQU} & \multirow[t]{3}{*}{3 COOH} & \multirow[t]{3}{*}{NOTHING} \\
\hline & & 01190 & ; & & & \\
\hline & & 01200 & \% & & & \\
\hline \multirow[t]{3}{*}{6 F 82} & \multirow[t]{3}{*}{05} & 01210 & NUMFRG & \multirow[t]{3}{*}{DEFB} & \multirow[t]{2}{*}{5} & \multirow[t]{3}{*}{OF FROG} \\
\hline & & 01220 & ; & & & \\
\hline & & 01230 & ; & & \% NUMBER & \\
\hline 6 F 83 & AF & 01240 & INIT & XOR & A & ; OOO FOR D2 D1 DO \\
\hline 6 F 84 & D.3FE & 01250 & & OUT & (OFEH), A & ; SET BORDER COLDUR \\
\hline \(6 F 86\) & 32485C & 01260 & & LD & (23624), A & ;TO BLACK \\
\hline 6 FB 9 & 327 CbF & 01270 & & LD & \multicolumn{2}{|l|}{(CRHFLG); \(A\)} \\
\hline 6 FSC & 32796E & 01280 & & LD & (FRGEXT), A & ; SET FROG NON EXIST \\
\hline GFBF & 3C & 01290 & & INC & \multicolumn{2}{|l|}{A} \\
\hline \(6 F 90\) & 32776 F & 01300 & & LD & (GAMFLG), A & ; SET GAME FLAG \\
\hline SF93 & 3E05 & 01310 & & LD & \multirow[t]{2}{*}{A, 5} & \multirow[t]{2}{*}{; INITIALISE FROG NO} \\
\hline 6 F95 & 32826F & 01320 & & LD & & \\
\hline 6F98 & EDSF & 01330 & & LD & A, R & \\
\hline GF9A & EBSF & 01340 & & AND & \multirow[t]{2}{*}{3 FH
\(\mathrm{H}, \mathrm{A}\)} & ; GENERATE RANDOM PTR \\
\hline 6F90 & \(\square_{7}\) & 01350 & & LD & & \\
\hline \(6 F 9 \mathrm{D}\) & EDSF & 01360 & & 1 D & \(\mathrm{H}_{5} \mathrm{~A}\)
\(\mathrm{~A}, \mathrm{R}\) & ;PTR POINTS TO ROM \\
\hline 6F9F & bF & 01370 & & LD & \multicolumn{2}{|l|}{\[
\begin{aligned}
& A, R \\
& L=A
\end{aligned}
\]} \\
\hline 6 FAO & 22756F & 01380 & & LD & \multicolumn{2}{|l|}{(RND), HL} \\
\hline GFAS & 21 AC50 & 01390 & & LD & \(\mathrm{HL}, 50 \mathrm{ACH}\) & \multirow[t]{2}{*}{- INIT FROG STATION} \\
\hline \(\triangle F A B\) & 22846 E & 01400 & & LD & (FRGSTN) = HL & \\
\hline \(\triangle F A C\) & C00772 & 01410 & & CALL & \multirow[t]{2}{*}{CIRSCR
DRWHWY} & 3 CLEAR SCREEN ROUTINE \\
\hline GFAC & CDOE70 & 01420 & & CALL & & ; DRAW HIGHWAY \\
\hline GFAF & CDS570 & 01430 & & CAIL & \begin{tabular}{l}
DRWHWY \\
LINEUP
\end{tabular} & LINE UP ALL EXIST FROGS \\
\hline \(6 \mathrm{FB2}\) & 210040 & 01440 & & LD & \[
\mathrm{HL}_{5}, 4 \mathrm{OOOH}
\] & SMESSAGE LOCATION \\
\hline 6FBS & 113 D6F & 01450 & & LD & DE, SCRMS 1 & - LOAD SCORE MESSAGE \\
\hline SFB8 & 0606 & 01460 & & LD & \multicolumn{2}{|l|}{\(\mathrm{B}_{\bar{\prime} 6} \mathrm{~S}\)} \\
\hline GFEA & CD2873 & 01470 & & CAIL & DISASC & \multirow[t]{2}{*}{;DISPLAY ASCII CHARACTER} \\
\hline \(\triangle F B D\) & 21446 F & 01480 & & LD & \(\mathrm{HL}, \mathrm{SCORE}+1\) & \\
\hline GFCO & CD6F77 & 01490 & & CALI & SCRIMG & \multirow[t]{2}{*}{; CONVERT TO PRINTABLE IMAGE} \\
\hline \multicolumn{6}{|l|}{MG} & \\
\hline GFCS & 210640 & 01500 & & LD & \multicolumn{2}{|l|}{HL, 4006 H} \\
\hline \(\triangle F E 6\) & \(11596 F\) & 01510 & & 1 D & \multicolumn{2}{|l|}{DE, IMAGE} \\
\hline SFCO & 0.505 & 01520 & & L. D & \multicolumn{2}{|l|}{\(\mathrm{B}_{5} 5\)} \\
\hline \(\triangle F C B\) & CD2873 & 01530 & & CALL & \multicolumn{2}{|l|}{DISASC} \\
\hline SFCE & \(210 E 40\) & 01540 & & LD & \(\mathrm{HL}, 400 \mathrm{EH}\) & \multirow[t]{6}{*}{\% HIGH SCORE MESSAGE} \\
\hline SFDI & 11496 F & 01550 & & LD & DE, SCFMS2 & \\
\hline 6 FD4 & OBOP & 01560 & & LD & B, 11 & \\
\hline AFD6 & CD2873 & 01570 & & CALL & DISASC & \\
\hline SFDG & 21546 F & 01580 & & LD & HI, HISCR & \\
\hline \(\triangle F D C\) & CDEF77 & 01590 & & CALL & SCRIMG & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 6 FDF & 211940 & 01600 & & LD & \(\mathrm{HL}, 4019 \mathrm{H}\) & \\
\hline \(6 F E 2\) & 11596 F & 01610 & & LD & DE, IMAGE & \\
\hline GFES & 0605 & 01620 & & LD & B, 5 & \\
\hline GFET & C02873 & 01630 & & CALL & DISASC & \\
\hline SFEA & 21256E & 01640 & & LD & HL, OBIEXT & : SET ALL OBJ NONEXIST \\
\hline GFED & 110000 & 01650 & & LD & DE, 12 & \\
\hline SFFO & 0607 & 01660 & & LD & E, 7 & \\
\hline GFF? & AF & 01670 & & XOR & A & \\
\hline 6FFS & 77 & 01680 & INTLP 1 & LD & (HL) \(=\) A & \\
\hline SFF4 & 19 & 01690 & & ADD & HL. DE & \\
\hline SFFS & \(10 F C\) & 01700 & & D. IMZ & INTLP 1 & \\
\hline AFF7 & 32726F & 01710 & & LD & (CHASE), A & ; SET NO FOLICE CAR CHASE \\
\hline GFFA & 3C & 01720 & & INC & \(A\) & \\
\hline \(\triangle F F E\) & 32736 F & 01730 & & LD & (SOUNDF) : \(A\) & ; SET SIREN ON \\
\hline GFFE & 21436 F & 01740 & & LD & \(\mathrm{HL}, \mathrm{SCORE}\) & ; INITIALISE SCORE TO \\
\hline 7001 & 11446 F & 01750 & & LD & DE, SCORE + 1 & \%ASCII ZERO ie 3 OH \\
\hline 7004 & OEOS & 01760 & & LD & C, 5 & \\
\hline 7006 & 3630 & 01770 & & LD & (HL), SOH & \\
\hline 7008 & EDBO & 01780 & & LDIR & & \% INIT SCORE TO 30 H \\
\hline 700A & C9 & 01790 & & RET & & \\
\hline & & 01800 & ; & & & \\
\hline & & 01810 & ; & & & \\
\hline 700E & 214040 & 01820 & DFWHWY & 1D & \(\mathrm{HL}, 40 \mathrm{AOH}\) & ; FILL TOF HWY \\
\hline 700E & CD4170 & 01830 & & CALL & FILHWY & \\
\hline 7011 & 216048 & 01840 & & LD & HL, 4860H & ;FILL MIDDLE HWY \\
\hline 7014 & CD4170 & 01850 & & CALL & FILHWY & \\
\hline 7017 & 212050 & 01860 & & LD & HL, 5020 H & FFILL BOTTOM HWY \\
\hline 701 A & CD4170 & 01870 & & CALL & FILHWY & \\
\hline 701 D & 214946 & 01880 & & LD & HL, TOFHY 1 & ; REVERSE BUILT HIGHWAY \\
\hline 7020 & 11 A047 & 01890 & & LD & DE, TOPHY2 & \\
\hline 7023 & AF & 01900 & & XOR & A & \\
\hline 7024 & CD3870 & 01910 & & CALL & HIGHWY & \\
\hline 7027 & 212050 & 01920 & & LD & HL, BOTHY1 & \\
\hline 702 A & 112051 & 01930 & & LD & DE, BOTHY2 & \\
\hline 702 D & CD 3870 & 01940 & & CALL & HIGHWY & \\
\hline 7030 & 21604B & 01950 & & LD & HL, MIDHY1 & \\
\hline 7033 & 11604 C & 01960 & & LD & DE, MIDHYZ & \\
\hline 7036 & 3EC3 & 01970 & & LD & A, 195 & ; BIN 11000011 \\
\hline 7038 & 0620 & 01980 & HIGHWY & LD & B, 32 & ; 32*8 BITS \\
\hline 703 A & 77 & 01990 & HWYLOP & LD & (HL), A & \\
\hline 703 B & 12 & 02000 & & LD & (DE), A & \\
\hline 703 C & 23 & 02010 & & INC & HL & \\
\hline 703 D & 13 & 02020 & & INC & DE & \\
\hline 703E & \(10 F A\) & 02030 & & D.JMz & HWYLOP & \\
\hline 7040 & C9 & 02040 & & RET & & \\
\hline & & 02050 & \% & & & \\
\hline & & 02060 & & & & \\
\hline 7041 & 3EFF & 02070 & FILHWY & LD & A, OFFH & \\
\hline 7043 & D9 & 02080 & & EXX & & \\
\hline 7044 & 0620 & 02090 & & LD & E,32 & \\
\hline 7046 & D9 & 02100 & FILHYL & EXX & & \\
\hline 7047 & E5 & 02110 & & PUSH & HL & \\
\hline 7048 & 0608 & 02120 & & LD & B, 8 & \\
\hline 704 A & 77 & 02130 & FILCHR & LD & (HL), A & \\
\hline 7048 & 24 & 02140 & & INC & H & \\
\hline 704 C & 10 FC & 02150 & & D.JNZ & FILCHR & \\
\hline
\end{tabular}



\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 7126 & 7E & 03840 & & LD & A, (HL) & ;OLTOR, 1 R TOL \\
\hline 7127 & 23 & 0.3850 & & INC & HL & \\
\hline 7128 & 23 & 03860 & & INC & HL & \\
\hline 7129 & 226E6F & 03870 & & LD & (POSPTR), HL & ;POS PTR \\
\hline 712C & 5E & 03880 & & LD & E, (HL) & ; RESTORE POS \\
\hline 712 D & 23 & 03890 & & INC & HL. & \\
\hline 712 E & 56 & 03900 & & LD & D, (HL) & \\
\hline 712 F & 1 C & 03910 & & INC & E & :MOVE RIGHT \\
\hline 7130 & A7 & 03920 & & AND & A & \\
\hline 7131 & 2802 & 03930 & & JR & Z, LDPOS & \\
\hline 7133 & 1D & 03940 & & DEC & E & ; MOVE LEFT \\
\hline 7134 & 1D & 03950 & & DEC & E & :MOVE LEFT \\
\hline 7135 & EDS36C6F & 03960 & LDPOS & LD & (NEWPOS), DE & \\
\hline 7139 & O8 & 03970 & & EX & AF, AF \({ }^{\text {, }}\) & \\
\hline 713 A & 010500 & 03980 & & LD & BC, 5 & ; RESTORE OBJ LENGHT \\
\hline 713 D & 09 & 03990 & & ADD & HL, BC & \\
\hline 713 E & 7E & 04000 & & LD & \(A,(H L)\) & ; ROW \\
\hline \(713 F\) & 32606F & 04010 & & LD & (ROW) , A & \\
\hline 7142 & 23 & 04020 & & INC & HL & \\
\hline 7143 & 7E & 04030 & & LD & A, (HL) & ; COLLIMN \\
\hline 7144 & 325F6F & 04040 & & LD & (COLUMN), A & \\
\hline 7147 & 3D & 04050 & & DEC & A & \\
\hline 7148 & 4F & 04060 & & LD & C, A & \\
\hline 7149 & O8 & 04070 & & EX & AF, AF \({ }^{\text {, }}\) & \\
\hline 714 A & A7 & 04080 & & AND & A & ; TEST DIRECTION \\
\hline 714 B & EB & 04090 & & EX & DE, HL & \\
\hline 714 C & 2008 & 04100 & & JR & NZ, RTOL & ; RIGHT TO LEFT \\
\hline \(714 E\) & 09 & 04110 & & ADD & HL, BC & ;FIND HEAD OF TRUCK \\
\hline 714 F & 7D & 04120 & & LD & A, L & - LOB \\
\hline 7150 & FE40 & 04130 & & CP & 4 OH & ; TEST RIGHT EDGE \\
\hline 7152 & 3046 & 04140 & & JR & NC, MOVEOK & ;SKIP TEST AHEAD IF DFF \\
\hline 7154 & 1805 & 04150 & & JR & TESTAH & -TEST AHEAD \\
\hline 7156 & 7 D & 04160 & RTOL & LD & A, L & ; NEW POS, AMEAD AS WELL \\
\hline 7157 & FECO & 04170 & & CP & OCOH & ; TEST LEFT EDGE \\
\hline 7159 & 383F & 04180 & & JR & C, MLVEOK & - SKIP TEST AHEAD \\
\hline 7158 & 7 C & 04190 & TESTAH & LD & \(\mathrm{A}, \mathrm{H}^{\text {l }}\) & ; COVERT TO ATTR \\
\hline 715 C & E618 & 04200 & & AND & 18 H & \\
\hline \(715 E\) & CB2F & 04210 & & SRA & A & \\
\hline 7160 & CB2F & 04220 & & SRA & A & \\
\hline 7162 & CB2F & 04230 & & SRA & A & \\
\hline 7164 & C658 & 04240 & & ADD & A, 58H & \\
\hline 7166 & 67 & 04250 & & LD & \(\mathrm{H}_{3} \mathrm{~A}\) & \\
\hline 7167 & 012000 & 04260 & & LD & BC, 32 & \\
\hline 716 A & AF & 04270 & & XOR & A & \\
\hline 716 B & \(32716 F\) & 04280 & & LD & (JAMFLG), A & \#INITIALISE JAM FLAG \\
\hline 716 E & 3A606F & 04290 & & LD & A, (ROW) & \\
\hline 7171 & 08 & 04300 & TAHLOP & EX & AF, AF , & \\
\hline 7172 & 7E & 04310 & & LD & A, (HL) & ;RETRIEVE ATTR \\
\hline 7173 & E607 & 04320 & & AND & 7 & \\
\hline 7175 & 280E & 04330 & & JR & Z, TFROG1 & ; JUMP IF BLACK INK \\
\hline 7177 & FE04 & 04340 & & CP & 4 & : TEST FOR GREEN, FROG \\
\hline 7179 & 2007 & 04350 & & JR & NZ, JAM1 & ; JAM IF NOT A FROG \\
\hline 717B & 3E01 & 04360 & & LD & \(A_{5} 1\) & ;MOVE IF IT IS FROG \\
\hline 717 D & 327C6F & 04370 & & LD & (CRHFLG), A & ; SET FROG CRASH \\
\hline 7180 & 1803 & 04380 & & JR & TFROG1 & \\
\hline 7182 & 32716 F & 04390 & JAM1 & LD & (JAMFLG), A & ; SET JAMFLG NON ZERO \\
\hline
\end{tabular}




\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 7297 & 08 & 06640 & & EX & AF, AF, & ; REAL SHAPE \\
\hline 7298 & 261F & 06650 & & LD & \(\mathrm{H}, 1 \mathrm{FH}\) & \\
\hline 729 A & 7 C & 06660 & & LD & \(A, H\) & \\
\hline 729B & A5 & 06670 & & AND & L & \%TRAP LOWER 5 BITS \\
\hline 729 C & 6 F & 06680 & & LD & L, A & \\
\hline 729D & 7C & 06690 & & LD & A, H & \\
\hline 729E & 95 & 06700 & & SUB & L & ; SUBTRACT FROM 1FH \\
\hline 729F & 3 C & 06710 & & INC & A & \\
\hline 72A0 & A4 & 06720 & & AND & H & ; ADJUST FOR ZERO DIFF \\
\hline 72A1 & 6 F & 06730 & & LD & L, A & \\
\hline 72 A 2 & 08 & 06740 & & EX & AF, AF \({ }^{\text {, }}\) & \\
\hline 7243 & A7 & 06750 & & AND & A & \(; \mathrm{O}=>\) ABSTRACT, \(\quad 1=>\) REAL \\
\hline 72A4 & 3A5F 6F & 06760 & & LD & A, (COLUMN) & \\
\hline 7247 & 200A & 06770 & & JR & NZ, REAL & \\
\hline 7249 & 95 & 06780 & & SUB & 1 & \\
\hline 72AA & 32626F & 06790 & & LD & (FILL) ; \(A\) & \\
\hline 72AD & 7D & 06800 & & LD & A, L & ; RELOAD ABS DIFF \\
\hline 72AE & 32616F & 06810 & & LD & (SKIP), A & \\
\hline 72B1 & 1811 & 06820 & & JR & CALATT & \\
\hline 7283 & BD & 06830 & REAL & CP & L & ; TAKE MIN OF COL/FILL \\
\hline 72B4 & 3807 & 06840 & & JFi & C, TOOBIG & ;FILL MORE THAN COL \\
\hline 72B6 & 7D & 06850 & & LD & A, L & \\
\hline 7287 & A7 & 06860 & & AND & A & \\
\hline \(72 \mathrm{B8}\) & 2003 & 06870 & & JR & NZ, TOOBIG & \\
\hline 72BA & 3ASF \(6 F\) & 06880 & & LD & \(A\) ( COL UMN) & \\
\hline 72BD & 32626 F & 06890 & TOOBIG & LD & (FILL), \(A\) & \\
\hline 72C0 & AF & 06900 & & XOR & A & \\
\hline 72C1 & 32616 F & 06910 & & LD & (SKIF), A & \\
\hline \(72 \mathrm{C4}\) & E1 & 06920 & CALATT & FOP & HL & ; CALCULATE ATT PTR \\
\hline \(72 \mathrm{C5}\) & E5 & 06930 & & PUSH & HL & \\
\hline 72C6 & 7C & 06940 & & LD & A, H & \\
\hline 7207 & E618 & 06950 & & AND & 18 H & \\
\hline 7209 & CB2F & 06960 & & SRA & A & \\
\hline 72CB & CB2F & 06970 & & SRA & A & \\
\hline 72CD & CB2F & 06980 & & SRA & A & \\
\hline 72CF & C658 & 06990 & & ADD & A, 58 H & \\
\hline 7201 & 67 & 07000 & & LD & H, A & \\
\hline 72D2 & 22636 F & 07010 & & LD & (ATTPOS), HL & \\
\hline 7205 & E1 & 07020 & & FOP & HL & \\
\hline 72D6 & C9 & 07030 & & RET & & \\
\hline & & 07040 & ; & & & \\
\hline & & 07050 & ; & & & \\
\hline 72D7 & 210040 & 07060 & CLRSCR & LD & HL, 4000H & ; \(\mathrm{HL}=>\) START OF SCREEN \\
\hline 72DA & 110140 & 07070 & & LD & DE, 4001H & \\
\hline 72DD & 01FF17 & 07080 & & LD & BC, 6143 & ; SIZE OF SCREEN 17FFH \\
\hline 72EO & AF & 07090 & & XOR & A & ; BLANK ACREEN \\
\hline 72E1 & 77 & 07100 & & LD & (HL), A & \\
\hline 72E2 & EDBO & 07110 & & LDIR & & \\
\hline 72E4 & 210058 & 07120 & & LD & \(\mathrm{HL}, 5800 \mathrm{H}\) & ; SET FIRST LINE FOR SCORE \\
\hline 72E7 & 110158 & 07130 & & LD & DE, 5801 H & ; OF ATTRIBUTE FILE \\
\hline 72EA & 011F00 & 07140 & & LD & BC, 31 & \\
\hline 72ED & 3607 & 07150 & & LD & (HL), 7 & -INK SEVEN \\
\hline 72EF & EDBO & 07160 & & LDIR & & \\
\hline 72F1 & 212058 & 07170 & & LD & HL, 5820 H & © SET ATTRIBUTE \\
\hline \(72 F 4\) & 112158 & 07180 & & LD & DE, 5821 H & ; START FROM SECOND LINE \\
\hline 72F7 & O1DFO2 & 07190 & & LD & BC, 735 & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 7338 & E1 & 07760 & & POF & HL & \\
\hline 7339 & 0608 & 07770 & DFiWCHR & LD & B, 8 & DRAW CHARACTER \\
\hline 733B & E5 & 07780 & & PUSH & HL & \\
\hline 733C & 1 A & 07790 & CHARLP & LD & A, (DE) & \\
\hline 73.30 & 77 & 07800 & & LD & (HL), A & \\
\hline 733E & 13 & 07810 & & INC & DE & \\
\hline 73.3F & 24 & 07820 & & INC & H & \\
\hline 7340 & \(10 F A\) & 07830 & & D.JNZ & CHARLP & \\
\hline 7342 & E1 & 07840 & & POF & HL & \\
\hline 7.343 & D1 & 07850 & & POP & DE & \\
\hline 7344 & 23 & 07860 & & INC & HL & ; POS PTR \\
\hline 7345 & 13 & 07870 & & INC & DE & ; MESSAGE PTR \\
\hline 7346 & C1 & 07880 & & POP & BC & \\
\hline 7347 & 10DF & 07890 & & D.JNZ & DISASC & \\
\hline 7349 & C9 & 07900 & & RET & & \\
\hline & & 07910 & ; & & & \\
\hline & & 07920 & ; & & & \\
\hline 734A & D9 & 07930 & POLICE & EXX & & \\
\hline 734B & 216D6E & 07940 & & LD & HL, PCAREXT & \\
\hline 734 E & 7E & 07950 & & LD & A, (HL) & \%TEST POLICE CAR EXIST \\
\hline 734F & E5 & 07960 & & FUSH & HL & \\
\hline 7350 & D9 & 07970 & & EXX & & \\
\hline 7351 & A7 & 07980 & & AND & A & \\
\hline 7352 & 2023 & 07990 & & JR & NZ, MOUPC & ;MOVE POLICE CAR \\
\hline 7354 & D1 & 08000 & & POP & DE & ; DB EXT FTR \\
\hline 7355 & CDCC77 & 08010 & & CALL & RANDNO & ; MOVE WHEN MULTIPLE OF \\
\hline 7358 & EG1F & 08020 & & AND & 1FH & ; 31 \\
\hline 735A & FE1F & 08030 & & CP & 1 FH & \\
\hline 7350 & CO & 08040 & & RET & NZ & \\
\hline 7350 & 3EO1 & 08050 & & LD & A, 1 & ; SET CHASE FLAG \\
\hline 735F & \(32726{ }^{\circ}\) & 08060 & & LD & (CHASE), A & \\
\hline 7362 & 21F56E & 08070 & & LD & HL, RPCDE & ;RIGHT PC \\
\hline 7365 & CDCC77 & 08080 & & CALL & RANDNO & \\
\hline 7368 & E601 & 08090 & & AND & 1 & \\
\hline 736A & 2803 & 08100 & & JR & Z, RHTPC & \\
\hline 736 C & 210D6E & 08110 & & LD & HL, LPCDB & \\
\hline 736 F & O1OCOO & 08120 & RHTPC & LD & BC, 12 & \\
\hline 7372 & EDBO & 08130 & & LDIR & & \\
\hline 7374 & D9 & 08140 & & EXX & & \\
\hline 7375 & E5 & 08150 & & PUSH & HL & \\
\hline 7376 & D9 & 08160 & & EXX & & \\
\hline 7377 & E1 & 08170 & MOUPC & POP & HL & :EXISTENCE PTR \\
\hline 7378 & 23 & 08180 & & INC & HL & \\
\hline 7379 & 23 & 08190 & & INC & HL & ; DIRECTION \\
\hline 737A & 7E & 08200 & & LD & A, (HL) & \\
\hline 737B & 47 & 08210 & & LD & B, A & ; STORE DIR \\
\hline 737C & 23 & 08220 & & INC & HL & \\
\hline 737D & 23 & 08230 & & INC & HIL & ; POSPTR \\
\hline 737E & 226E6F & 08240 & & LD & (POSPTR), HL & \\
\hline 7381 & 5E & 08250 & & LD & E, (HL) & \\
\hline 7382 & 23 & 08260 & & INC & HL & \\
\hline 7383 & 56 & 08270 & & LD & D, (HL) & \\
\hline 7384 & 1 C & 08280 & & INC & E & ; ASSUME MOVE RIGHT \\
\hline 7385 & A7 & 08290 & & AND & A & \\
\hline 7386 & 2802 & 08300 & & JR & Z, PCMRHT & ; POL ICE CAR MOVE RIGHT \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 73E8 & \(7: 2\) & 08880 & & LD & (HL), D & \\
\hline 73E9 & 23 & 08890 & & INC & HL & \\
\hline 73EA & EB & 08900 & & EX & DE, HL & \\
\hline 73EB & 21606 F & 08910 & & LD & HL, ROW & :LOAD 5 BYTES OF INFO \\
\hline 73EE & 7E & 08920 & & LD & A, (HL) & \\
\hline 73EF & 010500 & 08930 & & LD & EC, 5 & \\
\hline 73F2 & EDBO & 08940 & & LDIR & & \\
\hline 7354 & 08 & 08950 & & EX & AF, AF, & \\
\hline 73F5 & 2A6C6F & 08960 & & LD & HL, (NEWPOS) & \\
\hline 73F8 & E5 & 08970 & SPCLP1 & PUSH & HL & \\
\hline 73F9 & 3AB16F & 08980 & & LD & A, (SKIP) & \\
\hline 73FC & 4F & 08990 & & LD & C, A & \\
\hline 73FD & 09 & 09000 & & ADD & HL, BC & \\
\hline 73FE & CB44 & 09010 & & BIT & O, H & \\
\hline 7400 & 2804 & 09020 & & JR & Z, NSSPS & \\
\hline 7402 & 7C & 09030 & & LD & A, H & \\
\hline 7403 & C607 & 09040 & & ADD & A, 7 & \\
\hline 7405 & 67 & 09050 & & LD & H, A & \\
\hline 7406 & 3A626F & 09060 & NSSPS & LD & A, (FILL) & \\
\hline 7409 & A7 & 09070 & & AND & A & \\
\hline 740 A & 280F & 09080 & & JR & Z,NXTSPC & \\
\hline 740 C & 4F & 09090 & & LD & C, A & \\
\hline 740 D & E,5 & 09100 & SPCLP2 & PUSH & HL & ; RESTORE CHAR \\
\hline 740 E & 0608 & 09110 & & LD & B, 8 & \\
\hline 7410 & 7E & 09120 & SPCLP3 & LD & \(A,(H L)\) & ; STORE SCREEN FIRST \\
\hline 7411 & 12 & 09130 & & LD & (DE), A & \\
\hline 7412 & 13 & 09140 & & INC & DE & \\
\hline 7413 & 24 & 09150 & & INC & H & \\
\hline 7414 & 10FA & 09160 & & DJNZ & SPCLPS & \\
\hline 7416 & E1 & 09170 & & POP & HL & \\
\hline 7417 & 23 & 09180 & & INC & HL & ; NEXT CHAR \\
\hline 7418 & OD & 09190 & & DEC & C & \\
\hline 7419 & 20F2 & 09200 & & JR & NZ, SPCLP2 & \\
\hline 741 B & E1 & 09210 & NXTSPC & POF & HL & \\
\hline 741 C & 08 & 09220 & & EX & AF, AF' & © UPD ROW COUNT \\
\hline 741 D & 3D & 09230 & & DEC & A & \\
\hline 741 E & 280F & 09240 & & JR & Z, SPCATR & ;RESTORE POLICE ATTR \\
\hline 7420 & 08 & 09250 & & EX & \(A F, A F\) ' & \\
\hline 7421 & OE20 & 09260 & & LD & C, 32 & \\
\hline 7423 & ED42 & 09270 & & SBC & \(\mathrm{HL}, \mathrm{BC}\) & ; UP ONE LINE \\
\hline 7425 & CB44 & 09280 & & BIT & O, H & -CROSS SCREEN SECTION? \\
\hline 7427 & 28CF & 09290 & & , TR & Z, SPCLF 1 & \\
\hline 7429 & 70 & 09300 & & LD & \(\mathrm{A}_{5} \mathrm{H}\) & \\
\hline 742 A & D607 & 09310 & & SUB & 7 & \\
\hline 742C & 67 & 09320 & & LD & \(H_{3} A\) & \\
\hline 742D & 18 C 9 & 09330 & & JR & SPCLP1 & \\
\hline 742F & \(2 \mathrm{Ab36F}\) & 09340 & SPCATR & LD & HL, (ATTPOS) & : ATTRIBUTE START POS \\
\hline 7432 & 3A606F & 09350 & & LD & \(A\), (ROW) & \\
\hline 7435 & 08 & 09360 & & EX & AF, AF ' & \\
\hline 74.36 & ES & 09370 & SPCAT 1 & PUSH & HL & \\
\hline 7437 & SAG16F & 09380 & & LD & A, (SKIP) & \\
\hline 743A & 4F & 09390 & & LD & C, A & \\
\hline 743B & 09 & 09400 & & ADD & HL, BC & \\
\hline 743C & 3 A 626 F & 09410 & & LD & A, (FILL) & \\
\hline 743F & A7 & 09420 & & AND & A & \\
\hline 7440 & 2803 & 09430 & & JR & Z,NXTSFA & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 7442 & 4F & 09440 & & LD & C, \({ }^{\text {A }}\) & \\
\hline 7443 & EDBO & 09450 & & LDIR & & \\
\hline 7445 & E1 & 09460 & NXTSFA & FOF & HL & \\
\hline 7446 & O8 & 09470 & & EX & AF, AF \({ }^{\text {, }}\) & \\
\hline 7447 & 3D & 09480 & & DEC & A & \\
\hline 7448 & C8 & 09490 & & RET & Z & \\
\hline 7449 & 08 & 09500 & & EX & AF, AF \({ }^{\text {\% }}\) & \\
\hline 744 A & OE20 & 09510 & & LD & C, 32 & \\
\hline 7445 & ED42 & 09520 & & SBC & HL, BC & \\
\hline \(744 E\) & \(18 E 6\) & 09530 & & JR & SPCAT 1 & \\
\hline & & 09540 & ; & & & \\
\hline & & 09550 & ; & & & \\
\hline 7450 & 3ABDGE & 09560 & RESPC & LD & A, (PCAREXT) & \% TEST PC EXIST \\
\hline 7453 & A7 & 09570 & & AND & A & \\
\hline 7454 & C8 & 09580 & & RET & z & \\
\hline 7455 & 11606 F & 09590 & & LD & DE, ROW & \\
\hline 7458 & 21AF6D & 09600 & & LD & HL, PCSTR+2 & \\
\hline 745 B & 010500 & 09610 & & LD & EC, 5 & \\
\hline 745 E & EDBO & 09620 & & LDIR & & ; RETRIEVE 5 INFO \\
\hline 7460 & EB & 09630 & & EX & DE, HL & ; DE STORAGE PTR \\
\hline 7461 & 2AADGD & 09640 & & L.D & \(\mathrm{HL}_{5}\) (FCSTR) & ; LOAD POS \\
\hline 7464 & 3A606F & 09650 & & LD & A, (ROW) & \\
\hline 7467 & 08 & 09660 & & EX & \(A F, A F\), & \\
\hline 7468 & ES & 09670 & RPCLP1 & FUSH & HL & SSAVE POS \\
\hline 7459 & 3AG16F & 09680 & & LD & A, (SKIP) & \\
\hline 746 C & 4F & 09690 & & LD & C, A & \\
\hline 746 D & O9 & 09700 & & ADD & HL, BC & \\
\hline 746 E & CB44 & 09710 & & EIT & O, H & \\
\hline 7470 & 2804 & 09720 & & JR & Z,NSRPS & \\
\hline 7472 & 3E07 & 09730 & & LD & A, 7 & \\
\hline 7474 & 84 & 09740 & & ADD & A, H & \\
\hline 7475 & 67 & 09750 & & LD & H, A & \\
\hline 7476 & \(3 \mathrm{Ab26F}\) & 09760 & NSRPS & LD & A, (FILL) & \\
\hline 7479 & A7 & 09770 & & AND & A & \\
\hline 747 A & 280F & 09780 & & JR & Z, NXTRFC & \\
\hline 7470 & 4F & 09790 & & LD & C, A & \\
\hline 747D & E5 & 09800 & RPCLP2 & PUSH & HL & \\
\hline 747E & 0608 & 09810 & & LD & B, 8 & \\
\hline 7480 & 1 A & 09820 & RPCLP3 & LD & A, (DE) & ; RESTORE CHAR \\
\hline 7481 & 77 & 09830 & & LD & (HL), A & \\
\hline 7482 & 13 & 09840 & & INC & DE & \\
\hline 7483 & 24 & 09850 & & INC & H & \\
\hline 7484 & 1 FFA & 09860 & & DJNZ & RFPCLP3 & \\
\hline 7486 & E1 & 09870 & & POP & HL & \\
\hline 7487 & 23 & 09880 & & IMC & HL & \\
\hline 7488 & OD & 09890 & & DEC & C & \\
\hline 7489 & 20F2 & 09900 & & IR & NZ,RPCLP2 & \\
\hline 748 B & E1 & 09910 & NXTRPC & POP & HL & \\
\hline 7480 & 08 & 09920 & & EX & AF, AF, & \\
\hline 748 D & 3D & 09930 & & DEC & A & ; UPD ROW COUNT \\
\hline 748 E & 280F & 09940 & & JR & Z, RFCATR & ;RETORE POLICE CAR \\
\hline 7490 & 08 & 09950 & & EX & AF, AF, & \\
\hline 7491 & OE20 & 09960 & & LD & C. 32 & \\
\hline 7493 & ED42 & 09970 & & SEC & HL, BC & ¢MOVE UP ONE LINE \\
\hline 7495 & CB44 & 09980 & & BIT & O, H & \\
\hline 7497 & 28CF & 09990 & & JR & Z. RPCLP1 & \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 754 E & 84 & 11120 & & ADD & A, H & ; ADD -32 \\
\hline \(754 F\) & 4F & 11130 & & LD & C., A & \\
\hline 7550 & 08 & 11140 & & EX & \(A F, A F=\) & \\
\hline 7551 & 3 C & 11150 & & INC & A & \\
\hline 7552 & 08 & 11160 & & EX & AF, AF \({ }^{\text {, }}\) & \\
\hline 7553 & 118769 & 11170 & & 10 & DE,FROG 1 & \\
\hline 7556 & 0600 & 11180 & & LD & \(\mathrm{B}, \mathrm{O}\) & \\
\hline 7558 & 78 & 11190 & VALID & LD & A, B & ; STORE TEMP DIR \\
\hline 7559 & 327 D 6 F & 11200 & & LD & (TEMDIF), \(A\) & \\
\hline 7550 & EDS3806F & 11210 & & LD & (TEMSHP), DE & -STORE TEMP SHAPE \\
\hline 7560 & AF & 11220 & & XOR & A & \\
\hline 7561 & B9 & 11230 & & CP & C & \\
\hline 7562 & C8 & 11240 & & RET & z & §IF NO MOVE GO BACK \\
\hline 7563 & 2A786F & 11250 & & LD & HL, (OLDFRG) & \\
\hline 7566 & CE79 & 11260 & & BIT & 7, C & ; TEST -VE \\
\hline 75.68 & 47 & 11270 & & LD & B, A & \\
\hline 7569 & \(1 \mathrm{EO7}\) & 11280 & & 10 & E, 7 & \% FOR BGULNDARY ADJ \\
\hline 7568 & 2803 & 11290 & & JFi & Z, NETDWN & : NET MOVE RHT, DWN \\
\hline 756 D & 05 & 11300 & & DEC & B & \\
\hline 756 E & 1EF? & 11310 & & LD & \(E_{5}-7\) & \\
\hline 7570 & 09 & 11320 & NETDWN & ADD & HL, BC & \\
\hline 7571 & CB44 & 11330 & & BIT & O, H & \\
\hline 7573 & 2803 & 11340 & & JR & I, VALID1 & ; NO CROSS BOUNDARY \\
\hline 7575 & 7C & 11350 & & LD & A, H & \\
\hline 7576 & 83 & 11360 & & ADD & A, E & \\
\hline 7577 & 67 & 11370 & & LD & \(\mathrm{H}_{3}\) A & ADJ HOB \\
\hline 7578 & 227E6F & 11380 & VALID1 & LD & (TEMPOS), HL & \\
\hline 7578 & EB & 11390 & & EX & DE, HL & \\
\hline 7570 & SE40 & 11400 & & LD & A, 40H & TEST UPSCR \\
\hline 757 E & BA & 11410 & & CP & D & \\
\hline 757F & 7E & 11420 & & LD & \(A_{5} \mathrm{E}\) & \\
\hline 7580 & 2004 & 11430 & & JR & NZ, VALIDZ & \\
\hline 7582 & FE20 & 11440 & & CF & 2 OH & \\
\hline 7584 & 382F & 11450 & & IR & C, NUALID & \\
\hline 7586 & E61F & 11460 & VALID2 & AND & 1 FH & ; TEST RIGHT BOUNDARY \\
\hline 7588 & FEIF & 11470 & - & CF & 1 FH & \\
\hline 7584 & 2829 & 11480 & & IR & Z, NVALID & \\
\hline 758 C & \(218 E 50\) & 11490 & & LD & HL, 50BEH & : TEST BOT ROUNDARY \\
\hline 758F & A7 & 11500 & & AND & A & \\
\hline 7590 & ED52 & 11510 & & SBC & HL, DE & \\
\hline 7592 & 3821 & 11520 & & JR & C, NUALID & \\
\hline 7594 & \(217 E 50\) & 11530 & & LD & \(\mathrm{HL}=507 \mathrm{EH}\) & PTEST FROG STATION \\
\hline 7597 & EDS2 & 11540 & & SBC & HL, DE & \\
\hline 7599 & 3011 & 11550 & & If & NC, YUALID & \\
\hline 7598 & 7B & 11560 & & LD & A, E & \% TEST WITHIN BOX \\
\hline 759C & E61F & 11570 & & AND & 1 FH & \\
\hline 759E & 67 & 11580 & & LD & \(H_{3}\) A & \\
\hline 7597 & 3AB46E & 11590 & & LD & A, (FRGSTN) & \\
\hline 75.42 & FEAO & 11600 & & CP & OAOH & \#TEST LAST FROG \\
\hline 75 A4 & 3806 & 11610 & & IR & C. YVALID & ;NO MORE FROG STATION \\
\hline .75A6 & 30 & 11620 & & INC & A & ; WHEN NO FROG LEFT \\
\hline 75A7 & E61F & 11630 & & AND & 1 FH & \\
\hline 7549 & 94 & 11640 & & SUR & H & \\
\hline 75AA & 3009 & 11650 & & TR & NC, NVALID & \\
\hline \(75 A C\) & EDS37A6F & 11660 & YVALID & LD & (NEWFRG), DE & 3STORE NEW FOS \\
\hline 75 BO & 08 & 11670 & & EX & \(A F ; A F\), & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 7581 & 325E6F & 11680 & & LD & (UPDWN), A & \\
\hline 7584 & 08 & 11690 & & EX & \(A F, A F\), & \\
\hline 7585 & 2A786F & 11700 & NYALID & LD & HL; (OLDFRG) & ; TEST OLDFRG=NEWFRG \\
\hline 7588 & A7 & 11710 & & AND & A & \\
\hline 7589 & EDS2 & 11720 & & SBC & HL, DE & \\
\hline 758B & 7D & 11730 & & LD & A, L & \\
\hline 75BC & B4 & 11740 & & OR & H & \\
\hline 75BD & C8 & 11750 & & RET & Z & RETURN IF SAME \\
\hline 75 BE & CDD675 & 11760 & & CALL & RESFRG & ; RESTORE FROG \\
\hline 75C1 & 2A7A6F & 11770 & & LD & HL, (NEWFRG) & ; UPDATE OLD FROG POS \\
\hline \(75 \mathrm{C4}\) & 22786F & 11780 & & LD & (OLDFRG), HL & \\
\hline 7507 & 217 D 6 F & 11790 & & LD & HL \% TEMDIR & \\
\hline 75CA & 117 B 6 E & 11800 & & LD & DE, FRGDIR & \\
\hline 75CD & 010500 & 11810 & & LD & BC, 5 & \\
\hline 7500 & EDBO & 11820 & & LDIR & & \\
\hline 7502 & CD2876 & 11830 & & CALL & STRFRG & \\
\hline 7505 & C9 & 11840 & & RET & & \\
\hline & & 11850 & ; & & & \\
\hline & & 11860 & ; & & & \\
\hline 7506 & 11896 D & 11870 & RESFRG & LD & DE, FRGSTR & STIORAGE PTR \\
\hline 7509 & 2A786F & 11880 & & LD & HL, (OLDFRG) & ; RESTORE FROM OLDPOS \\
\hline 750 C & E5 & 11890 & & PUSH & HL & \\
\hline 750D & 3EO2 & 11900 & & LD & A, 2 & ; ROW COUNTER \\
\hline 75DF & 08 & 11910 & & EX & AF, AF \({ }^{\text {P }}\) & \\
\hline 75E0 & ES & 11920 & RFRLP1 & PUSH & HL & \\
\hline 75 E 1 & OEO2 & 11930 & & LD & C, 2 & ; COLUMN COUNTER \\
\hline \(75 E 3\) & E5 & 11940 & RFFLP2 & PUSH & HL & \\
\hline \(75 E 4\) & 0608 & 11950 & & LD & B, 8 & \\
\hline 75E6 & 1 A & 11960 & RFRLP3 & LD & A, (DE) & ; RESTORE FROM DE \\
\hline 75E7 & 77 & 11970 & & LD & (HL), A & \%ONTO SCREEN \\
\hline 75E8 & 13 & 11980 & & INC & DE & \\
\hline 75E9 & 24 & 11990 & & INC & H & ; NEXT CHAR BYTE \\
\hline 75EA & \(10 F A\) & 12000 & & DJNZ & RFRLPS & \\
\hline 75EC & E1 & 12010 & & POP & HL & \\
\hline 75ED & 23 & 12020 & & INC & HL & \\
\hline 75EE & OD & 12030 & & DEC & C & - COLUMN COUINT \\
\hline 75 EF & 20 F 2 & 12040 & & JR & NZ, RFRLP2 & \\
\hline 75F1 & E1 & 12050 & & POP & HL & \\
\hline 75F2 & O8 & 12060 & & EX & \(A F ; F^{\prime}\) & \\
\hline 75F3 & 3D & 12070 & & DEC & A & \%ROW COUNT \\
\hline 75 F4 & 2810 & 12080 & & JR & Z, RFRATR & \\
\hline 75F6 & 08 & 12090 & & EX & \(A F, A F=\) & \\
\hline 75F7 & A7 & 12100 & & AND & A & \\
\hline 75F8 & OE2O & 12110 & & LD & C, 32 & SUP ONE LINE \\
\hline 75FA & ED42 & 12120 & & SBC & HL, BC & \\
\hline 75FC & CH44 & 12130 & & BIT & \(\bigcirc, H\) & \\
\hline 75FE & 28E0 & 12140 & & JR & Z,RFRLP1 & \\
\hline 7600 & 7 C & 12150 & & LD & A, H & \\
\hline 7601 & D607 & 12160 & & SUB & 7 & \\
\hline 7603 & 67 & 12170 & & LD & H, A & \\
\hline 7604 & \(18 \mathrm{~A} A\) & 12180 & & JR & RFRLP1 & \\
\hline 7606 & E1 & 12190 & RFRATR & POP & H1 & \\
\hline 7607 & 7 C & 12200 & & LD & A, H & \\
\hline 7608 & E618 & 12210 & & AND & 18 H & \\
\hline 760 A & CB2F & 12220 & & SRA & A & \\
\hline 7600 & CB2F & 12230 & & SRA & A & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 7650 & 7 C & 12800 & & LD & A, H & \\
\hline 7650 & D607 & 12810 & & SUB & 7 & \\
\hline 765F & 67 & 12820 & & LD & H, A & \\
\hline 7660 & 18 D 5 & 12830 & & IR & SFRLP 1 & \\
\hline 7662 & E1 & 12840 & SFRATR & POP & HL & \\
\hline 7663 & 7 C & 12850 & & LD & A, H & \% CALCULATE ATTR POS \\
\hline 7664 & E618 & 12860 & & AND & 18 H & \\
\hline 7666 & CB2F & 12870 & & SRA & A & \\
\hline 7668 & CB2F & 12880 & & SRA & A & \\
\hline 766A & CB2F & 12890 & & SRA & A & \\
\hline 766 C & C658 & 12900 & & ADD & A, 58H & \\
\hline \(766 E\) & 67 & 12910 & & LD & H, A & \\
\hline 766 F & 3E02 & 12920 & & LD & A, 2 & \\
\hline 7671 & 08 & 12930 & & EX & AF, AF , & \\
\hline 7672 & 0602 & 12940 & SFRAT1 & LD & B, 2 & \\
\hline 7674 & E5 & 12950 & & PUSH & HL. & \\
\hline 7675 & 7E & 12960 & SFRATLP & LD & A, (HL) & \\
\hline 7676 & 12 & 12970 & & LD & (DE), \(A\) & \\
\hline 7677 & 3604 & 12980 & & LD & (HL), 4 & ;FILL FROG ATTR \\
\hline 7679 & 23 & 12990 & & INC & HL & \\
\hline 767 A & 13 & 13000 & & INC & DE & \\
\hline 7678 & E607 & 13010 & & AND & 7 & ; TEST CRASH \\
\hline 767 D & 2805 & 13020 & & JR & Z, NFROG3 & \\
\hline 767F & 3E01 & 13030 & & LD & A, 1 & \\
\hline 7681 & 327C6F & 13040 & & LD & (CRHFLG), \(A\) & \\
\hline 7684 & 1OEF & 13050 & NFROGS & DJNZ & SFRATLP & \\
\hline 7686 & E1 & 13060 & & POP & HL & \\
\hline 7687 & OP & 13070 & & EX & AF, AF \({ }^{\text {, }}\) & \\
\hline 7688 & 3D & 13090 & & DEC & A & \\
\hline 7689 & C8 & 13090 & & RET & Z & \\
\hline 768 A & 08 & 13100 & & EX & AF, AF' & \\
\hline 768 B & OE20 & 13110 & & LD & C. 32 & \\
\hline 768 D & ED42 & 13120 & & SBC & HL, BC & \\
\hline 768F & 18E1 & 13130 & & JR & SFRAT 1 & \\
\hline & & 13140 & ; & & & \\
\hline & & 13150 & ; & & & \\
\hline 7691 & AF & 13160 & CRASH & XOR & A & \\
\hline 7692 & 327C6F & 13170 & & LD & (CRHFLG), \(A\) & ; RESET CRASH FLAG \\
\hline 7695 & 32796E & 13180 & & LD & (FRGEXT), A & ; SET FROG NONEXIST \\
\hline 7698 & CDA776 & 13190 & & CALL & FRGDIE & ; FROG DYING ROUTINE \\
\hline 769 B & CDD675 & 13200 & & CALL & RESFRG & \\
\hline 769 E & 21826 F & 13210 & & LD & HL, NUMFRG & \\
\hline 7641 & 35 & 13220 & & DEC & (HL) & : DECREASE FROG NUMBER \\
\hline \(76 A 2\) & CO & 13230 & & RET & NZ & \\
\hline 7643 & 32776 F & 13240 & & LD & (GAMFLG) , A & \% ZEROISE GAME FLAG \\
\hline 7646 & C9 & 13250 & & RET & & ; WHEN NO FROG LEFT \\
\hline & & 13260 & ; & & & \\
\hline & & 13270 & \% & & & \\
\hline 7647 & 2A786F & 13280 & FRGDIE & LD & HL, (OLDFRG) & ; OLD POS OF FRG \\
\hline \(76 A A\) & 010240 & 13290 & & LD & BC, 4002 H & ; RED COLOUR \\
\hline 76 AD & D9 & 13300 & & EXX & & \\
\hline 76 AE & 21396F & 13310 & & LD & HL, DIETON & : SET DIE TONE \\
\hline \(76 \mathrm{B1} 1\) & D9 & 13320 & & EXX & & \\
\hline 7682 & 7C & 13.30 & & LD & A, H & ; TEST END OF JOURNEY \\
\hline 7683 & B8 & 13340 & & CP & B & \\
\hline \(76 \mathrm{B4}\) & 2016 & 13350 & & JR & NZ, NOTEND & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \(76 \mathrm{B6}\) & 7 D & 13360 & & LD & \(\mathrm{A}_{5} \mathrm{~L}\) & \\
\hline 7687 & B8 & 13370 & & CP & E & \\
\hline 7688 & 3012 & 13380 & & IR & NC, NOTEND & \\
\hline 76BA & 11466 F & 13390 & & LD & DE, SCORE +3 & : 100 PTS EONUS \\
\hline 76 BD & EB & 13400 & & EX & DE, HL & \\
\hline 76 BE & 34 & 13410 & & INC & (HL) & \\
\hline 76 BF & 21476 F & 13420 & & LD & HL, SCORE + 4 & \\
\hline 76 C 2 & CD4B77 & 13430 & & CALL & DISSCR & \\
\hline 7605 & OEOS & 13440 & & LD & C. 6 & - YELLOW \\
\hline 7607 & D9 & 13450 & & EXX & & \\
\hline 7608 & 21156 F & 13460 & & LD & Hi, HOMTON & \\
\hline 76 CB & D9 & 13470 & & EXX & & \\
\hline 7600 & 79 & 13480 & NOTEND & LD & \(A_{5} \mathrm{C}\) & \\
\hline 76CD & \(32656 F\) & 13490 & & LD & (ATTR), A & \\
\hline 7600 & 2A786F & 13500 & & LD & HL, (OLDFRG) & \\
\hline 76 D 3 & EDSB7EGE & 13510 & & LD & DE, (FROGSH) & \\
\hline 76 D 7 & CD7A70 & 13520 & & CAIL & DRWFRG & \\
\hline 76 DA & 112000 & 1.3530 & & LD & DE, 32 & ; LINE ADJUST \\
\hline 7600 & 19 & 13540 & & ADD & HL, DE & \\
\hline 76 DE & O8 & 13550 & & EX & AF, AF \({ }^{\text {a }}\) & \\
\hline 76 DF & 3A656F & 13560 & & LD & \(A_{3}\) (ATTR) & \\
\hline \(76 E 2\) & 08 & 13570 & & EX & \(A F, A F *\) & \\
\hline 76 ES & 0605 & 13580 & & LD & B, 5 & \\
\hline \(76 E 5\) & C5* & 13590 & FLASLP & PUSH & BC & \\
\hline 76ES & ES & 13600 & & PUSH & HL & ; ATTRIBUTE PTR \\
\hline 76E7 & AF & 13610 & & XOR & A & : BLACK INK ELACK PAPER \\
\hline \(76 E 8\) & 77 & 13620 & & LD & (HL), \(A\) & \\
\hline \(76 E 9\) & 23 & 13630 & & INC & HL & \\
\hline 76EA & 77 & 13640 & & LD & (HL) , \(A\) & \\
\hline \(76 E B\) & ED52 & 13650 & & SBC. & HL DE \(^{\text {d }}\) & \\
\hline \(76 E D\) & 77 & 13660 & & LD & (HL), A & \\
\hline \(76 E E\) & 2B & 13670 & & DEC & Hi & \\
\hline 76 EF & 77 & 13680 & & LD & (HL), A & \\
\hline 76FO & CD0877 & 13690 & & CALL & FRGTON & ; GENERATE FROG TONE \\
\hline \(76 F 3\) & E1 & 13700 & & POP & HL & \\
\hline 76F4 & E5 & 13710 & & PUSH & HL & \\
\hline \(76 F 5\) & 08 & 13720 & & EX & AF, AF \({ }^{\text {P }}\) & \\
\hline 76F6 & 77 & 13730 & & LD & ( HL ) , A & \% BLACK PAPER, RED OR \\
\hline 76F7 & 23 & 13740 & & IMC & HL & \% YELLOW INK \\
\hline \(76 F 8\) & 77 & 13750 & & LD & (HL), A & \\
\hline 76F9 & A7 & 13760 & & AND & A & \\
\hline 76FA & ED52 & 13770 & & SEC & HL, DE & \\
\hline 76FC & 77 & 13780 & & LD & (HI), A & \\
\hline 76FD & 2B & 13790 & & DEC & HL & \\
\hline \(76 F E\) & 77 & 13800 & & LD & (HL) , A & \\
\hline 76 FF & O8 & 13810 & & EX & \(A F, A F\), & \\
\hline 7700 & CDOB77 & 13820 & & CALL & FRGTON & \\
\hline 7703 & E1 & 13830 & & POP & HL & \\
\hline 7704 & C1 & 13840 & & POP & BC & \\
\hline 7705 & 1ODE & 13850 & & D.JNZ & FLASLP & \\
\hline 7707 & C9 & 13860 & & RET & & \\
\hline & & 13870 & ; & & & \\
\hline & & 13880 & \% & & & \\
\hline 7708 & D9 & 13890 & FRGTON & EXX & & \\
\hline 7709 & E5 & 13900 & & PUSH & HL & \\
\hline 770A & CDB577 & 13910 & & CALL & TONE 1 & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & \[
\begin{aligned}
& 14480 \\
& 14490
\end{aligned}
\] & & & & \\
\hline \(776 F\) & 11596 F & 14500 & SCRIMG & LD & DE, IMAGE & \\
\hline 7772 & 010500 & 14510 & & LD & BC, 5 & \\
\hline 7775 & EDBO & 14520 & & LDIR & & \\
\hline 7777 & 21596F & 14530 & & LD & HL, IMAGE & \\
\hline 777 A & 013004 & 14540 & & LD & \(\mathrm{BC}, 043 \mathrm{OH}\) & \\
\hline 777D & 79 & 14550 & PREZER & LD & A, C & \\
\hline 777E & BE & 14560 & & CP & (HL) & -TEST 3 OH \\
\hline 777F & 2005 & 14570 & & JR & NZ, PREZEX & \\
\hline 7781 & 3620 & 14580 & & LD & (HL), 2OH & ; SPACE FILL \\
\hline 7783 & 23 & 14590 & & INC & HL & \\
\hline 7784 & 1 OF7 & 14600 & & D.JNZ & PREZER & \\
\hline 7786 & C9 & 14610 & PREZEX & RET & & \\
\hline & & 14620 & ; & & & \\
\hline & & 14630 & & & & \\
\hline 7787 & 3EBF & 14640 & SIREN & LD & A, OBFH & \\
\hline 7789 & DBFE & 14650 & & IN & A, (OFEH) & \\
\hline 7788 & E601 & 14660 & & AND & 1 & \\
\hline 7780 & 2009 & 14670 & & JR & NZ, NSOUND & \\
\hline 778F & 3A736F & 14680 & & LD & A, (SOUNDF) & ; RESET SOUND CONDITION \\
\hline 7792 & उC & 14690 & & INC & A & \\
\hline 7793 & E601 & 14700 & & AND & 1 & \\
\hline 7795 & 32736 F & 14710 & & LD & (SOUNDF) , A & \\
\hline 7798 & 3A736F & 14720 & NSOUND & LD & \(A\), (SOUNDF) & \\
\hline 779B & A7 & 14730 & & AND & A & \\
\hline 7790 & 2825 & 14740 & & JR & Z, DELAY & \\
\hline 779E & 3 A 726 F & 14750 & & LD & A, (CHASE) & ; IS POLICE CAR ON \\
\hline 77A1 & A7 & 14760 & & AND & A & \\
\hline 77A2 & 281F & 14770 & & JR & Z. DELAY & \\
\hline 77A4 & 3A746F & 14780 & & LD & A, (TONFLG) & \\
\hline 7747 & 3 C & 14790 & & INC & A & \\
\hline 7748 & E601 & 14800 & & AND & 1 & \\
\hline 77AA & 32746 F & 14810 & & LD & (TONFLG), A & \\
\hline 77AD & 21006F & 14820 & & LD & HL, PCTON1 & \\
\hline 77 Bo & 2803 & 14830 & & JR & \(Z\), TONE 1 & \\
\hline 77B2 & 21116 F & 14840 & & LD & HL. PCTON2 & \\
\hline 77B5 & 5E & 14850 & TONE 1 & LD & E, (HL) & : DE= DURATION*FREQUENCY \\
\hline 77B6 & 23 & 14860 & & INC & HL. & \\
\hline \(77 \mathrm{B7}\) & 56 & 14870 & & LD & D, (HL) & \\
\hline 7788 & 23 & 14880 & & INC & HL & \\
\hline \(77 \mathrm{B9}\) & 4 E & 14890 & & LD & C, (HL) & \\
\hline 77 BA & 23 & 14900 & & INC & HL & \\
\hline 77 BB & 46 & 14910 & & LD & B, (HL) & \\
\hline 77 BC & C5 & 14920 & & PUSH & BC & \\
\hline 77 BD & E1 & 14930 & & POP & HL & ; \(\mathrm{HL}=437500 / \mathrm{FREQ}-30.125\) \\
\hline 77BE & CDB503 & 14940 & & CALI & OSESH & \\
\hline 77 C 1 & F3 & 14950 & & DI & & : OSBSH ENABLE INTERRUPT \\
\hline 77C2 & C9 & 14960 & & RET & & \\
\hline \(77 \mathrm{C3}\) & 010018 & 14970 & DELAY & LD & BC, 6144 & \\
\hline 7706 & OB & 14980 & WAIT & DEC & BC & \\
\hline 7707 & 78 & 14990 & & LD & A, B & \\
\hline 7708 & B1 & 15000 & & OR & C & \\
\hline 7709 & 20FB & 15010 & & JR & NZ, WAIT & \\
\hline 77 CB & C9 & 15020 & & RET & & \\
\hline & & 15030 & ; & & & \\
\hline
\end{tabular}

APPENDIX A
SPECTRUM KEY INPUT TABLE

NB: To trap a key
i. Load A with INPUT VALUE of the corresponding row.
LD A, O7FH
ii. Fetch from input port OFEH.
; Bottom Row
Value in \(A\)
for \(9 F E H\)
बFE H
OFD H
OFB H
बF7 H
QEF H
ODF H
\(9 B F H\)
\(97 F H\)
MEMORY ATTRIBUTE
\[
\quad \begin{array}{r}
189 \\
\hline
\end{array}
\]
\[
\begin{aligned}
& 11 \\
& \omega \\
& \infty \\
& 0
\end{aligned}
\]
\[

\]
\[
\begin{aligned}
& 1 \\
& \infty \\
& \infty \\
& \hline 0
\end{aligned}
\]
\[
\begin{aligned}
& \text { L } \\
& \infty \\
& \infty \\
& 0
\end{aligned}
\]
APPENDIX B
MEMORY ATTRIBUTE LINE

\(\stackrel{4}{4} \stackrel{山}{\infty}\)
489 F
48 FF
48 DF
48 FF
501 F
씅
507 F
509 F
50 BF
范

（1）
MEMORY ATTRIBUTE
IN HEX IN HEX
58DF 1
\(\stackrel{1}{\infty}\)
0
0
 4
N
م \begin{tabular}{l}
4 \\
10 \\
0 \\
\hline
\end{tabular} \(\stackrel{\perp}{\wedge}\) \(\stackrel{4}{\sigma}\)
\(\stackrel{\circ}{\circ}\) L
©
م 4
0
0
م
 \(\stackrel{4}{4}\) \(\stackrel{\stackrel{1}{4}}{\stackrel{1}{⿺}}\) \(\stackrel{4}{15}\) \(\stackrel{4}{\stackrel{4}{⿺}}\) \begin{tabular}{c}
4 \\
0 \\
\multirow{4}{|}{} \\
\hline
\end{tabular}
 \(\stackrel{4}{\square}\) \(\stackrel{4}{4}\)

IN HEX IN HEX \begin{tabular}{l|l}
\hline 4000 & 5800 \\
4020 & 5820 \\
4040 & 5840 \\
4060 & 5860 \\
4080 & 5880 \\
40 AO & 58 AO \\
40 CO & 58 CO
\end{tabular} \(0 \exists 89\) 윽 0Z69 \begin{tabular}{l}
\(\circ\) \\
\hline \\
\hline
\end{tabular} 0969 \begin{tabular}{l}
\(\circ\) \\
0 \\
0 \\
\hline
\end{tabular} \(\circ\)
\(\stackrel{1}{4}\)
\(\stackrel{7}{\circ}\) 036G \(0 \exists 69\) 00४G 운 \(0 ヵ \forall G\) 09 \(\forall G\) 08 \(\forall G\) \(\stackrel{\square}{4}\) O \(\stackrel{\substack{\mathrm{U} \\ \text { ！} \\ 4 \\ \hline}}{ }\) 40E0 4800 4820
4840 4860 4880 038t 48E0 응 OZOG 운 \begin{tabular}{l}
\(\circ\) \\
8 \\
\hline
\end{tabular} 5080 \begin{tabular}{l}
0 \\
\hline 8 \\
\hline 1 \\
\hline
\end{tabular} \begin{tabular}{l}
8 \\
\hline
\end{tabular} 50EO
APPENCIX C
SPECTRUM CHARACTER SET TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline HEX & HOB & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline LOB & BITS & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & NU & INK ctrl & SPACE & \(\emptyset\) & @ & P & f & \(p\) \\
\hline 1 & 0001 & NU & PAPER ctrl & ! & 1 & A & Q & a & q \\
\hline 2 & 0010 & NU & FLASH ctrl & " & 2 & B & R & b & \(r\) \\
\hline 3 & 0011 & NU & BRIGHT ctrl & \# & 3 & C & S & c & s \\
\hline 4 & 0100 & NU & INVERSE ctrl & \$ & 4 & D & T & d & t \\
\hline 5 & 0101 & Nu & OVER ctrl & \% & 5 & E & U & e & u \\
\hline 6 & 0110 & PRINT & AT ctrl & \& & 6 & F & V & \(f\) & \(v\) \\
\hline 7 & 0111 & EDIT & TAB ctrl & & 7 & G & W & g & w \\
\hline 8 & 1000 & cursor left & NU & 1 & 8 & H & \(X\) & h & \(x\) \\
\hline 9 & 1001 & cursor right & NU & ) & 9 & 1 & Y & i & y \\
\hline A & 1010 & cursor down & NU & * & . & J & Z & j & \(z\) \\
\hline B & 1011 & cursor up & NU & + & ; & K & [ & k & \(\{\) \\
\hline C & 1100 & DELETE & NU & , & \(<\) & L & \(\backslash\) & 1 & 1 \\
\hline D & 1101 & ENTER & NU & - & \(=\) & M & ] & m & \} \\
\hline E & 1110 & number & NU & . & \(>\) & N & \(\uparrow\) & n & \(\sim\) \\
\hline F & 1111 & NU & NU & 1 & ? & 0 & - & o & (c) \\
\hline
\end{tabular}
NB: NU = Not Used.
APPENDIX D

```

Appendix D

```

We can demonstrate using this table by working through an example.

Let's find the Hexadecimal equivalent of the decimal number 6200. We have to determine the 16 -bit binary number; ie bbbbbbbb bbbbbbbb HOB LOB
i. From the leftmost column of the table under the heading \(x x 00\), we find that 6200 is between 4096 and 8192. So we choose the lower value 4096 and from the row value, we take the most significant four bits of the HOB (High Order Byte) to be 1 ie 01. \(0001 b b b b \quad\) bbbbbbbb HOB LOB
ii. The second step is to determine the less significant four bits of the \(\forall Q B\). We find the difference of 6200 and 4096 to be 2104 . Since the difference is still greater than 255 , we refer to the second leftmost column of the table under the column heading \(00 x x\) and find that 2104 is between 2048, and 2304. Again we take the lower value 2048 and arrive from the row value that the less significant four bytes of \(H O B\) is 8 ie 1000 . 00011000 bbbbbbbb HOB LOB
iii. The third step is to determine the LOB (Low Order Byte) for the number. We find the difference between 2104 and 2048 as 56. From the large middle big sub-table we find that 56 is at the intersection of row 3 and column 8. So we take the LOB as 38 H . 0001100000111000 HOB LOB

So the HEX-value of the number 6200 is 1838 H .
APPENDIX E
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline แ & & \(\stackrel{( }{\square}\) & बे & \[
\begin{gathered}
\bar{\infty} \\
\text { । }
\end{gathered}
\] & \[
\stackrel{\varrho}{6}
\] & ৪ & ભ్ల & \[
\underset{1}{ }=
\] \\
\hline ш & & \[
\frac{\pi}{1}
\] & \(\stackrel{\infty}{\infty}\) &  & & & জ্ల &  \\
\hline \(\bigcirc\) & & \[
\frac{0}{\top}
\] & \& &  & & & ๗ &  \\
\hline 0 & & \[
\frac{0}{1}
\] & \[
\frac{8}{1}
\] &  & & & \[
\begin{gathered}
\mathscr{M} \\
1
\end{gathered}
\] &  \\
\hline \(\infty\) & & \(\stackrel{\square}{1}\) & \(\bar{\square}\) & ） & & & \[
\hat{m}
\] &  \\
\hline ＜ & & \[
\frac{\infty}{T}
\] & &  & & & \[
\infty
\] & \\
\hline の & &  & \[
\stackrel{\cong}{\square}
\] &  & & & か్ల & \\
\hline \(\infty\) & & \(\stackrel{\text { 앙 }}{1}\) & &  & & & ㅇ & \\
\hline \(\bigcirc\) & &  & & & & & \[
\bar{\square}
\] & \\
\hline \(\bullet\) & & \[
\underset{\sim}{N}
\] & & & & & \[
\begin{gathered}
\text { N } \\
\text { I }
\end{gathered}
\] & \\
\hline เ & &  & & & & \[
8
\] & \[
\underset{\text { I }}{\text { I }}
\] & \\
\hline ＊ & &  & & & & & 寸 & \\
\hline m & &  & &  & & \[
\bar{\omega}
\] & \& & \\
\hline N & &  & & & &  & \[
\underset{\sim}{\circ}
\] & \\
\hline － & &  & \[
\bar{T}
\] &  & & & \[
\hat{\mathrm{F}}
\] & \\
\hline \(\bigcirc\) & &  & \[
\frac{7}{1}
\] & 1 & \[
1
\] & © & \[
\underset{+}{\infty}
\] & \[
\begin{array}{cc}
\mathbb{N} & 0 \\
1 & 1
\end{array}
\] \\
\hline  & & \(\infty 0\) & の & 『 & 0 & \(\bigcirc\) & － & 4 \\
\hline
\end{tabular}


\section*{FLAG OPERATION SUMMARY TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline INSTRUCTION & C & Z & P/V & S & N & H & COMMENTS \\
\hline ADC HL, SS & \# & \# & V & \# & \(\emptyset\) & X & 16-bit add with carry \\
\hline ADX s; ADD s & \# & \# & v & \# & 0 & \# & 8-bit add or add with carry \\
\hline ADD DD, SS & \# & - & - & - & \(\emptyset\) & \(\times\) & 16-bit add \\
\hline AND s & 0 & \# & P & \# & \(\emptyset\) & 1 & Logical operations \\
\hline BIT b, s & - & \# & X & X & \(\emptyset\) & 1 & State of bit b of location s is copied into the Z flag \\
\hline CCF & \# & - & - & - & \(\emptyset\) & x & Complement carry \\
\hline CPD; CPDR; CPI; CPIR & - & \# & \# & \(x\) & 1 & X & Block search instruction \(Z=1\) if \(A=(H L)\), else \(Z=\emptyset\) \(P / V=1\) if \(B C \neq \emptyset\), otherwise \(P / V=\emptyset\) \\
\hline CP s & \# & \# & V & \# & 1 & \# & Compare accumulator \\
\hline CPL & - & - & - & - & 1 & 1 & Complement accumulator \\
\hline DAA & \# & \# & P & \# & - & \# & Decimal adjust accumulator \\
\hline DEC s & - & \# & V & \# & 1 & \# & 8-bit decrement \\
\hline IN r, (C) & - & \# & P & \# & 0 & \(\emptyset\) & Input register indirect \\
\hline INC s & - & \# & \(\checkmark\) & \# & \(\emptyset\) & \# & 8-bit increment \\
\hline IND; INI & - & \# & X & X & 1 & X & Block input \(Z=\varnothing\) if \(B \neq \emptyset\) else \(\mathbf{Z}=1\) \\
\hline INDR:INIR & - & 1 & x & x & 1 & X & Block input \(\mathrm{Z}=\varnothing\) if \(\mathrm{B} \neq \emptyset\) else \(Z=1\) \\
\hline LD A, ; LD A,R & - & \# & IF F & \# & \(\emptyset\) & \(\emptyset\) & Content of interrupt enable Flip-Flop is copied into the P/V flag \\
\hline LDD; LDI & - & X & \# & X & \(\emptyset\) & \(\emptyset\) & Block transfer instructions \\
\hline LDDR; LDIR & - & X & \(\emptyset\) & x & \(\emptyset\) & \(\emptyset\) & \[
\begin{aligned}
& \mathrm{P} / \mathrm{V}=1 \text { if } \mathrm{BC} \neq \emptyset \text {, otherwise } \\
& \mathrm{P} / \mathrm{V}=\emptyset
\end{aligned}
\] \\
\hline NEG & \# & \# & v & \# & 1 & \# & Negate accumulator \\
\hline OR s & 0 & \# & P & \# & 0 & \(\emptyset\) & Logical OR accumulator \\
\hline OTDR; OTIR & - & 1 & X & X & 1 & \(\times\) & Block output; \(\mathrm{Z}=\emptyset\) if \(\mathrm{B} \neq \emptyset\) otherwise \(Z=1\) \\
\hline OUTD; OUTI & - & \# & x & x & 1 & \(\times\) & Block output; \(\mathrm{Z}=\emptyset\) if \(\mathrm{B} \neq \emptyset\) otherwise Z=1 \\
\hline RLA; RLCA; RRA; RRCA & \# & - & - & - & \(\emptyset\) & \(\emptyset\) & Rotate accumulator \\
\hline RLD; RRD & - & \# & P & \# & \(\emptyset\) & / & Rotate digit left and right \\
\hline RLS; RLC s; RR s; RRC s SLA s; SRA s; SRL s & \# & \# & P & \# & \(\emptyset\) & \(\emptyset\) & Rotate and shift location s \\
\hline SBC HL, SS & \# & \# & v & \# & 1 & X & 16-bit subtract with carry \\
\hline SCF & 1 & - & - & - & \(\emptyset\) & \(\emptyset\) & Set carry \\
\hline SBC s; SUB s & & & V & & 1 & & 8-bit subtract with carry \\
\hline XOR \(\times\) & \(\emptyset\) & & P & & \(\emptyset\) & \(\emptyset\) & Exclusive OR accumulator \\
\hline
\end{tabular}

\section*{OPERATION}

C Carry flag. C=1 if the operation produced a carry from the most significant bit of the operand or result.
Z Zero flag. \(Z=1\) if the result of the operation is zero.
Sign flag. S=1 if the most significant bit of the result is one, ie a negative number.
P/V Parity or overflow flag. Parity (P) and overflow (0) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If \(P / V\) holds parity, \(P / V=1\) if the result of the operation is even, \(\mathrm{P} / \mathrm{V}=0\) if result is odd. If \(P / V\) holds overflow, \(P / V=1\) if the result of the operation produced an overflow.
H Half-carry flag. \(H=1\) if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
N Add/Subtract flag. \(\mathrm{N}=1\) if the previous operations was a subtract.

H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtractionusing operands with packed BCD format.
The flag is affected according to the result of the operation. The flag is unchanged by the operation. The flag is reset (=0) by the operation. The flag is set ( \(=1\) ) by the operation. The flag result is unknown. The P/V flag is affected according to the overflow result of the operation.
P/V flag is affected according to the parity result of the operation. Any one of the CPU registers \(A, B, C, D, E, H, L\). Any 8-bit location for all the addressing modes allowed for the particular instructions. Any 16 -bit location for all the addressing modes allowed for that instruction. Refresh register 8 -bit value in range \(0-255\). 16 -bit value in range 0-65535.

Z80-CPU INSTRUCTIONS SORTED BY OP-CODE
\begin{tabular}{|c|c|c|c|c|c|}
\hline HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC \\
\hline 00 & NOP & 49 & LD C, C & 92 & SUB D \\
\hline \(01 \times \times \times \times\) & LD BC,NN & 4A & LD C, D & 93 & SUBE \\
\hline 02 & LD (BC), A & 4B & LD C,E & 94 & SUB H \\
\hline 03 & INC BC & 4C & LD C, H & 95 & SUB L \\
\hline 04 & INC B & 4D & LD C,L & 96 & SUB (HL) \\
\hline 05 & DEC B & 4 E & LD C, (HL) & 97 & SUB A \\
\hline 06xX & LD B,N & 4F & LD C,A & 98 & SBC A, B \\
\hline 07 & RLCA & 50 & LD D,B & 99 & SBC A,C \\
\hline 08 & EX AF, AF' & 51 & LD D, C & 9A & SBC A, D \\
\hline 09 & ADD HL,BC & 52 & LD D, D & 9B & SBC A,E \\
\hline 0 A & LD A, (BC) & 53 & LD D,E & 9 C & SBC A, H \\
\hline OB & DEC BC & 54 & LD D, H & 9D & SBC A,L \\
\hline OC & INC C & 55 & LD D, L & 9 E & SBC A,(HL) \\
\hline OD & DEC C & 56 & LD D, (HL) & 9F & SBC A,A \\
\hline OEXX & LD C, N & 57 & LD D,A & A0 & AND B \\
\hline OF & RRCA & 58 & LD E,B & A1 & AND C \\
\hline 10x \(\times\) & DJNZ DIS & 59 & LD E,C & A2 & AND D \\
\hline \(11 \times \times \times \times\) & LD DE,NN & 5A & LD E, \({ }^{\text {d }}\) & A3 & AND E \\
\hline 12 & LD (DE), A & 5B & LD E,E & A4 & AND H \\
\hline 13 & INC DE & 5C & LD E,H & A5 & AND L \\
\hline 14 & INC D & 5D & LD E, L & A6 & AND (HL) \\
\hline , 15 & DEC D & 5E & LD E, (HL) & A7 & AND A \\
\hline \(16 \times \mathrm{x}\) & LD D,N & 5 F & LD E,A & A8 & XOR B \\
\hline 17 & RLA & 60 & LD H,B & A9 & XOR C \\
\hline \(18 \times \mathrm{X}\) & JR DIS & 61 & LD H,C & AA & XOR D \\
\hline 19 & ADD HL, DE & 62 & LD H,D & AB & XORE \\
\hline 1 A & LD A, (DE) & 63 & LD H,E & AC & XOR H \\
\hline 1 B & DEC DE & 64 & LD H,H & AD & XORL \\
\hline 1 C & INCE & 65 & LD H,L & AE & XOR (HL) \\
\hline 1 D & DECE & 66 & LD H, (HL) & AF & XOR A \\
\hline 1 EXX & LDE,N & 67 & LD H,A & B0 & OR B \\
\hline 1 F & RRA & 68 & LD L, B & B1 & OR C \\
\hline \(20 \times x\) & JR NZ,DIS & 69 & LD L,C & B2 & OR D \\
\hline \(21 \times \times \times x\) & LD HL,NN & 6 A & LD L, D & B3 & ORE \\
\hline \(22 \times X \times X\) & LD (NN), HL & 6B & LD L, E & B4 & OR H \\
\hline 23 & INCHL & 6C & LD L, H & B5 & OR L \\
\hline 24 & INCH & 6D & LD L, L & B6 & OR (HL) \\
\hline 25 & DECH & 6 E & LD L, (HL) & B7 & OR A \\
\hline 26xX & LD H,N & 6 F & LD L,A & B8 & CP B \\
\hline 27 & DAA & 70 & LD (HL), B & B9 & CP C \\
\hline \(28 \times X\) & JR Z,DIS & 71 & LD (HL), C & BA & CP D \\
\hline \(29 \times\) & ADD HL, HL & 72 & LD (HL), D & BB & CP E \\
\hline \(2 A X X X X\) & LD HL, (NN) & 73 & LD (HL), E & BC & CP H \\
\hline 2 C & DEC HL
INC L & 74
75 & LD (HL), H & BD & CP L \\
\hline 2C & INC L
DEC L & 75 & LD (HL),
HALT & BE & CP (HL)
CP A \\
\hline 2EXX & LD L,N & 77 & LD (HL), A & CO & RET NZ \\
\hline 2 F & CPL & 78 & LD A, B & C1 & POP BC \\
\hline \(30 \times \times\) & JR NC, DIS & 79 & LD A, C & C2xXXX & JP NZ, NN \\
\hline \(31 \times \times \times \times\) & LD SP,NN & 7 A & LD A, D & C3x \(\times \times \times\) & JP NN \\
\hline \(32 \times \times \times \times\) & LD (NN), A & 7 C & LD A,E
LD A, H & C4XXXX
C 5 & CALL NZ, NN \\
\hline 33 & INC SP & 7 D & LD A,H & C6 \(5 \times\) & PUSH BC \\
\hline 34
35 & INC (HL) & 7 E & LD A, \((\mathrm{HL})\) & C7 & ADD A,N \\
\hline \(36 \times X\) & LD (HL),N & 7 F & LD A,A & C8 & RET 2 \\
\hline 37 & SCF & 80 & ADD A,B & C9 & RET \\
\hline \(38 \times \mathrm{X}\) & JR C,DIS & 81 & ADD A, C & CAX \(\times \times \times\) & JP Z.NN \\
\hline 39 & ADD HL, SP & 82 & ADD A, \({ }^{\text {d }}\) & CCXXXX & CALL Z,NN \\
\hline 3 AXXXX & LD A,(NN) & 83 & ADD A,E & CDXXXX & CALL NN \\
\hline 3B & DEC SP
INC A & 84 & ADD A,H & CEXX & ADC A, N \\
\hline 3C & INC A & 85 & ADD A,L & CF & RST 8 \\
\hline 3EXX & LD A,N & 87 & ADD A,A & D1 & POP DE \\
\hline 3 F & CCF & 88 & ADC A,B & D \(2 \times \times \times \times\) & JP NC, NN \\
\hline 40 & LD B,B & 89 & ADC A,C & D3x \({ }^{\text {d }}\) & OUT (N), A \\
\hline 41 & LD B,C & 8A & ADC A, & D \(4 \times \times \times \times\) & CALL NC,NN \\
\hline 42 & LD B,D & 8B & ADC A,E & D5 & PUSH DE \\
\hline 43 & LD B,E & 8 C & ADC A, H & D6XX & SUB N \\
\hline 44 & LD B,H, & 8 D & ADC A,L & D7 & RST 10H \\
\hline 45 & LD B,L & 8 E & ADC A, (HL) & D8 & RET C \\
\hline 46 & LD B,(HL) & 8 F & ADC A,A & D9 & EXX \\
\hline 47 & LD B,A & 90 & SUB B & DAXXXX & JP C,NN \\
\hline 48 & LD C,B & 91 & SUB C & DBXX & IN A, (N) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC \\
\hline DCXXXX & CALL C,NN & CB28 & SRA B & CB79 & BIT 7,C \\
\hline DEXX & SBC A,N & CB29 & SRA C & CB7A & BIT 7,D \\
\hline DF & RST 18H & CB2A & SRA D & CB7B & BIT 7,E \\
\hline E0 & RET PO & CB2B & SRA E & CB7C & BIT 7,H \\
\hline E1 & POP HL & CB2C & SRA H & CB7D & BIT 7,L \\
\hline E2XXXX & JP PO,NN & CB2D & SRA L & CB7E & BIT 7,(HL) \\
\hline E3 & EX (SP), HL & CB2E & SRA (HL) & CB7F & BIT 7,A \\
\hline E4 \(\times\) XXX & CALL PO,NN & CB2F & SRA A & CB80 & RES O,B \\
\hline E5 & PUSH HL & CB38 & SRL B & CB81 & RES O,C \\
\hline E6XX & AND N & CB39 & SRLC & CB82 & RES O,D \\
\hline E7 & RST 20 H & CB3A & SRL D & CB83 & RES O,E \\
\hline E8 & RET PE & CB3B & SRLE & CB84 & RES O,H \\
\hline E9 & JP (HL) & CB3C & SRLH & CB85 & RES 0,L \\
\hline EAXXXX & JE PE NN & CB3D & SRLL & CB86 & RES O,(HL) \\
\hline EB & EX DE,HL & CB3E & SRL (HL) & CB87 & RES 0,A \\
\hline ECXXXX & CALL PE,NN & CB3F & SRL A & CB88 & RES 1,B \\
\hline EEXX & XOR N & CB40 & BIT 0,B & CB89 & RES 1,C \\
\hline EF & RST 28 H & CB41 & BIT 0,C & CB8A & RES 1,D \\
\hline F0 & RET P & CB42 & BIT O,D & CB8B & RES 1,E \\
\hline F1 & POP AF & CB43 & BIT O,E & CB8C & RES 1, H \\
\hline F2XXXX
F3 & JR P,NN & CB44 & bit 0,H & CB8D & RES 1,L \\
\hline F4XXXX & CALLP,NN & CB45 & BIT 0,L & CB8F & RES 1,A \\
\hline F5 & PUSH AF & CB46 & BIT 0,(HL)
BIT 0,A & CB90 & RES 2,B \\
\hline F620XX & OR N & CB48 & Bit 1. B & CB91 & RES 2,C \\
\hline F7 & RST 30H & CB49 & BIT 1, C & CB92 & RES 2,D \\
\hline F8 & RETM & CB4A & BIT 1,D & CB93 & RES 2,E \\
\hline F9 & LD,SP,HL & CB4B & BIT 1,E & CB94 & RES 2, H \\
\hline FAX
FB & JPM, NN & CB4C & BIT 1, H & CB96 & RES 2,L \\
\hline FCXXXX & CALL M,NN & CB4D & BIT 1,L & CB97 & RES 2,A \\
\hline FE20XX & CP N & CB4E & BIT 1,(HL) & CB98 & RES 3, \({ }^{\text {R }}\) \\
\hline FF & RST 38H & CB4F & BIT 1,A & CB99 & RES 3,C \\
\hline CB00 & RLC B & CB51 & BIT 2, \({ }^{\text {C }}\) & CB9A & RES 3,D \\
\hline CB01 & RLC C & CB52 & BIT 2, & CB9B & RES 3,E \\
\hline CB02 & RLC D & CB53 & BIT 2,E & CB9C & RES e, H \\
\hline CB03 & RLCE & CB53 & BIT \(2, \mathrm{E}\)
BIT 2, & CB9D & RES 3,L \\
\hline CB04 & RLCH & CB55 & BIT 2, & CB9E & RES 3,(HL) \\
\hline CB05 & RLC L & CB56 & BIT 2, (HL) & CB9F & RES 3,A \\
\hline CB06 & RLC (HL) & CB57 & BIT 2,A & CBAO & RES 4,B \\
\hline CB07 & RLC A & CB58 & BIT 3,B & CBA1 & RES 4, \({ }^{\text {d }}\) \\
\hline CB08 & RRC B & CB59 & BIT 3, \({ }^{\text {c }}\) & CBA2 & RES 4, \({ }^{\text {R }}\) \\
\hline CB09 & RRC C & CB5A & BIT 3, \({ }^{\text {d }}\) & CBA3 & RES e, E \\
\hline CB0A & RRC D & CB5B & BIT 3,E & CBA4 & RES e, H \\
\hline CBOB & RRC E
RRC H & CB5C & BIT 3, H & CBA5 & RES 4, \({ }^{\text {RES 4 }}\) ( H L) \\
\hline CBOC & RRC H & CB5D & BIT 3,
BIT
3,
( & CBA7 & RES 4,A \\
\hline CBOE & RRC (HL) & CB5F & BIT 3,A & CBA8 & RES 5, \({ }^{\text {R }}\) \\
\hline CBOF & RRC A & CB60 & BIT 4,B & CBA9 & RES 5,C \\
\hline CB10 & RL B & CB61 & BIT 4, \({ }^{\text {C }}\) & CBAA & RES 5, D \\
\hline CB11 & RLC & CB62 & BIT 4, \({ }^{\text {d }}\) & CBAB & RES 5,E \\
\hline CB12 & RLD & CB63 & BIT 4,E & CBAD & RES 5,H \\
\hline CB13 & RLE & CB64 & BIT 4, H & CBAE & RES 5, \({ }^{\text {R }}\) (HL) \\
\hline CB14 & RL H & CB65 & BIT 4,L & CBAF & RES 5,A \\
\hline CB15 & RLL & CB66 & BIT 4,(HL) & CBBO & RES 6,B \\
\hline CB16
CB17 & RL (HL)
RLA & CB67 & BIT 4,A & CBB1 & RES 6, \({ }^{\text {d }}\) \\
\hline CB18 & RR B & CB69 & BIT 5, & CBB2 & RES 6,D \\
\hline CB19 & RR C & CB6A & BIT 5,D & CBB3 & RES 6,E \\
\hline CB1A & RR D & CB6B & BIT 5,E & CBB4 & RES 6,H \\
\hline CB1B & RRE & CB6C & BIT 5,H & CBB6 & RES 6, \({ }^{\text {RES } 6 .(H L)}\) \\
\hline CB1C & RR H
RR L & CB6D & BIT 5,L & CBB7 & RES 7,A \\
\hline CB1E & RR (HL) & CB6E & BIT 5, (HL) & CBB8 & RES 7,B \\
\hline CB1F & RR A & CB70 & BIT \(6, \mathrm{~B}\) & CBB9 & RES 7,C \\
\hline CB20 & SLA B & CB71 & BIT 6, \({ }^{\text {C }}\) & CBBA & RES 7,D \\
\hline CB21 & SLA C & CB72 & BIT 6,D & CBBB & RES 7,E \\
\hline CB22 & SLA D & CB73 & BIT 6,E & CBBC & RES 7,H \\
\hline CB23 & SLA E & CB74 & BIT 6, H & CBBE & RES 7, \({ }^{\text {RES }}\) ( H ) \\
\hline CB24 & SLA H & CB75 & BIT 6,L & CBBF & RES 7, (HL) \\
\hline CB25 & SLA L & CB76 & BIT 6,(HL) & CBCO & SET O,B \\
\hline CB27 & SLA A & CB77 & BIT 6,A & CBC1 & SET O,C \\
\hline & & CB78 & BIT 7,B & CBC2 & SET O,D \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC \\
\hline CBC3 & SET O,E & DD4EXX & LD C, (IX+d) & ED53 \(\times\) X \(\times\) & LD(NN), DE \\
\hline CBC4 & SET O,H & DD56XX & LD D, ( \(1 \times+d\) ) & ED56 & IN 1 \\
\hline CBC5 & SET 0,L & DD5EXX & LD E, (IX + d) & ED57 & LD A, 1 \\
\hline CBC6 & SET 0, (HL) & DD66XX & LD H, (IX+d) & ED58 & IN E, (C) \\
\hline CBC7 & SET 0,A & DD6EXX & LD L, ( \(1 \times+\mathrm{d}\) ) & ED59 & OUT (C), E \\
\hline CBC8 & SET 1,B & DD70xX & LD ( \(1 \times+\mathrm{d}\) ), B & ED5A & ADC HL, DE \\
\hline CBC9 & SET 1,C & DD71XX & LD ( \(1 x+d)\), \(C\) & ED5BXXXX & LD DE, (NN) \\
\hline CBCA & SET 1, \({ }^{\text {d }}\) & DD72XX & LD ( \(\mid x+d\) ), \(D\) & ED5E & IM 2 \\
\hline CBCB & SET 1,E & DD73xX & LD ( \(1 x+d\) ), E & ED5F & LD A,R \\
\hline CBCC & SET 1, H & DD74XX & LD ( \(1 \times+d\) ), H & ED60 & ( \(\mathrm{NH}, \mathrm{C}\) ) \\
\hline CBCD & SET 1,L & DD75XX & LD ( \(1 \times+d\) ), L & ED61 & OUT(C), H \\
\hline CBCE & SET 1,(HL) & DD77XX & LD (IX+d), A & ED62 & SBC HL.HL \\
\hline CBCF & SET 1,A & DD7EXX & LD A, (IX+d) & ED63XXXX & LD(NN), HL \\
\hline CBDO & SET 2,B & DD86XX & ADD A, \((1 \times+d)\) & ED67 & RRD \\
\hline CBD1 & SET 2,C & DD8EXX & ADC A, \((1 \times+d)\) & ED68 & IN L, (C) \\
\hline CBD2 & SET 2, & DD96xX & SUB ( \(1 X+d\) ) & ED69 & OUT(C), L \\
\hline CBD3 & SET 2,E & DD9EXX & SBC A, \((1 \times+d)\) & ED6A & ADC HL, HL \\
\hline CBD4 & SET 2,H & DDA6XX & AND ( \(1 \times+d\) ) & ED6BXXXX & LDHL, (ADDR) \\
\hline CBD5 & SET 2,L & DDAEXX & XOR ( \(1 \times+d\) ) & ED6F & RLD \\
\hline CBD6 & SET 2,(HL) & DDB6XX & OR (IX+d) & ED72 & SBC HL, SP \\
\hline CBD7 & SET 2,A & DDBEXX & \(C P(1 X+d)\) & ED73 \(\times \times \times \times\) & LD(NN),SP \\
\hline CBD8 & SET 3, \({ }^{\text {d }}\) & DDE1 & POP IX & ED78 & IN A, (C) \\
\hline CBD9 & SET 3, \({ }^{\text {c }}\) & DDE3 & EX(SP),IX & ED79 & OUT(C), A \\
\hline CBDA & SET 3, \({ }^{\text {d }}\) & DDE5 & PUSH IX & ED7A & ADC HL,SP \\
\hline CBDB & SET 3, \({ }^{\text {S }}\) & DDE9 & JP (IX) & ED7B \(\times \times \times\) & LD SP,(NN) \\
\hline & SET 3, H & DDF9 & LD SP,IX & EDAO & LDI \\
\hline CBDD & SET 3,L & DDCB \(\times \times 06\) & RLC \((1 X+d)\) & EDA1 & CPI \\
\hline CBDE & SET 3, (HL) & DDCB \(\times 10 \mathrm{~F}\) & RRC(IX Cd ) & EDA2 & INI \\
\hline CBEO & SET 3,A & DDCB \(\times 16\) & \(R L(I X+d)\) & EDA3 & OUTI \\
\hline CBE1 & SET 4, \({ }^{\text {S }}\) & DDCB \(\times 1 \mathrm{E}\) & RR \(\operatorname{SLA}(1 X+d)\) & EDA8 & LDD \\
\hline CBE2 & SET 4, & DDCBXX2E & SRA \((1 x+d)\) & EDAA & IND \\
\hline CBE3 & SET 4,E & DDCB \(\times 3 \mathrm{E}\) & SRL ( \(1 \times+d\) ) & EDAB & OUTD \\
\hline CBE4 & SET 4, H & DDCB \(\times 46\) & BIT 0, (1X +d ) & EDB0 & LDIR \\
\hline CBE5 & SET 4, L & DDCB \(\times 4 \mathrm{4}\) & BIT 1, ( \(1 \times+d\) ) & EDB1 & CPIR \\
\hline CBE6 & SET 4, (HL) & DDCB \(\times 56\) & BIT 2, (IX +d ) & EDB2 & INIR \\
\hline CBE7 & SET 4,A & DDCB \(\times 5\) 5 & BIT 3, (IX+d) & EDB3 & OTIR \\
\hline CBE8 & SET 5, B & DDCBXX66 & BIT 4, (IX + d) & EDB8 & LDDR \\
\hline CBE9 & SET 5,C & DDCB \(\times 6\) E & BIT 5, (1X+d) & ECB9 & CPDR \\
\hline CBEA & SET 5, D & DDCB \(\times 76\) & BIT 6, (IX+d) & ECBA & INDR \\
\hline CBEB & SET 5, E & DDCBX \(\times 7 \mathrm{~F}\) & BIT 7, (IX +d ) & EDBB & OTDR \\
\hline CBEC & SET 5, H & DDCBX \(\times 86\) & RES 0, \((1 \times+d)\) & ED09 & ADD IY,BC \\
\hline CBED & SET 5,L & DDCB \(\times 88\) & RES 1, ( \(1 \times+\mathrm{d}\) ) & ED19 & ADDIY,DE \\
\hline CBEE & SET 5,(HL)
SET 5,A & DDCB \(\times 96\) & RES 2, (1X C d) & ED21 \(\times \times \times \times\) & LDIY,NN \\
\hline CBFO & SET 6, B & DDCBX \(\times 9 \mathrm{E}\) & RES 3, \((1 X+d)\) & FD22 \(\times \times \times \times\) & LD(NN),IY \\
\hline CBF1 & SET 6,C & DDCBXXAE & RES 5, \((1 \times+d)\) & FD29 & ADD IY, IY \\
\hline CBF2
CBF3 & SET 6, \({ }_{\text {SET }}\) & DDCBXXB6 & RES 6, \((1 X+d)\) & FD2A \(\times\) X \(\times\) X & LD IY,(NN) \\
\hline CBF4 & SET 6, H & DDCB \(\times\) XBE & RES 7, ( \(1 \times+d\) ) & FD2B & DEC IY \\
\hline CBF5 & SET 6,L & DDCB \(\times\) XC6 & SET 0, (IX+d) & FD34 \(\times\) X & INC(IY+d) \\
\hline CBF6 & SET 6,(HL) & DDCBXXCE & SET 1, (1X+d) & FD35 \(\times\) x & DEC ( \(1 \mathrm{Y}+\mathrm{d}\) ) \\
\hline CBF7 & SET 6,A & DDCBXXD6
DDCBXXDE & SET 2, (1X + d) & FD36 \(\times 20\) & LD (IY+d), \(N\) \\
\hline CBF8 & SET 7, B & DDCBXXDE
DDCBXXE6 & SET 3, \((1 X+d)\) & FD39
FD46 \(\times \times\) & ADD IY,SP
LD B \((1 Y+d)\) \\
\hline CBF9 & SET 7, & DDCBXXEE & SET 5, \((1 \times+d)\) & FD3EXX & LD C, ( \(1 Y+d\) ) \\
\hline CBFA & SET 7,D & DDCBXXF6 & SET 6, \((1 \times+d)\) & FD56x \(\times\) & LD D, (IY+d) \\
\hline CBFB & SET 7,E & DDCBXXFE & SET 7, \((1 \times+d)\) & FD5EXX & LD E, (1Y+d) \\
\hline CBFC & SET 7, H & ED40 & IN B,(C) & FD66x & LD H, (1Y+d) \\
\hline CBFE & SET 7, (HL) & ED41 & OUT(C), B & FD6EXX & LD L, (IY+d) \\
\hline CBFF & SET 7,A & ED42 \(\times \times \times\) & SBC HL, BC & FD70x \({ }^{\text {F }}\) & LD ( \(1 \mathrm{Y}+\mathrm{d}\) ), B \\
\hline DD09 & ADD IX, BC & ED43 \({ }^{\text {ED4 }}\) & LD(NN),BC
NEG & FD71x \({ }^{\text {FD72 }}\) & LD (1Y+d), C \\
\hline DD19 & ADD IX,DE & ED45 & RETN & FD73x & LD (IY+d), E \\
\hline DD21 \(\times \times \times \times\) & LD IX,NN & ED46 & IM 0 & FD74 \(\times\) & LD (IY+d), H \\
\hline DD22 \(2 \times \times \times\)
DD23 & LD( \({ }^{\text {INN }}\) IX, IX & ED47 & LD I,A & FD75 X \({ }^{\text {F }}\) & LD ( \(1 Y+d\) ), L \\
\hline DD29 & ADD I X , X & ED48 & IN C, (C) & FD77x \({ }^{\text {P }}\) & LD (IY+d), A \\
\hline DD2A \(\times \times \times\) & LD IX, (NN) & ED49 & OUT (C) , C & FD7EXX & LD A, (IY+d) \\
\hline DD2B & DEC IX & ED4B \(\times \times \times\) & LD BC, (NN) & FD86XX & ADD A,
ADC \(A(1 Y+d)\) \\
\hline DD34XX & INC(IX+d) & ED4D & RETI & FD96xX & SUB ( \(1 Y+\mathrm{d}\) ) \\
\hline DD35 \(\times\) X & DEC \((1 X+d)\) & ED4F & LD R,A & FD9EXX & SBC A, \((1 Y+d)\) \\
\hline DD36 X \(\times 20\) & LD (IX+d), N & ED50 & IN D, (C) & FDA6XX & AND ( \(1 Y+d\) ) \\
\hline DD39 & ADD IX,SP & ED51 & OUT(C), D & FDAEXX & XOR ( \(1 Y+d)\) \\
\hline DD46XX & LD B, (1X+d) & ED52 & SBC HL, DE & FDB6XX & OR ( \(1 \mathrm{Y}+\mathrm{d}\) ) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC \\
\hline \begin{tabular}{l}
FDBEXX \\
FDE1 \\
FDE3 \\
FDE5 \\
FDE9 \\
FDF9 \\
FDCBXX06 \\
FDCBXXOE \\
FDCBXX16 \\
FDCBXX1E \\
FDCBXX26 \\
FDCBXX2E \\
FDCBXX3E \\
FDCBXX46 \\
FDCBXX4E \\
FDCBXX56 \\
FDCBXX5E \\
FDCBXX66 \\
FDCBXX6E \\
FDCBXX76 \\
FDCBXX7E \\
FDCBXX86, \\
FDCBXX8E \\
FDCBXX96 \\
FDCBXX9E \\
FDCBXXA6 \\
FDCBXXAE \\
FDCBXXB6 \\
FDCBXXBE \\
FDCBXXC6 \\
FDCBXXCE \\
FDCBXXD6 \\
FDCBXXDE \\
FDCBXXE6 \\
FDCBXXEE \\
FDCBXXF6 \\
FDCBXXFE
\end{tabular} & \begin{tabular}{l}
CP ( \(1 \mathrm{Y}+\mathrm{d}\) ) \\
POP IY \\
EX (SP), IY \\
PUSH IY \\
JP (IY) \\
LD SP,IY \\
RLC (IY+d) \\
RRC(IY+d) \\
\(R L(I Y+d)\) \\
RR(IY+d) \\
SLA (IY+d) \\
SRA(IY+d) \\
SRL(IY+d) \\
BIT 0,(IY+d) \\
BIT 1,(IY+d) \\
BIT 2,(IY+d) \\
BIT 3,(IY+d) \\
BIT 4,(IY+d) \\
BIT 5,(IT+d) \\
BIT 6,(IY+d) \\
BIT 7,(IY+d) \\
RES 0, (1Y+d) \\
RES 1,( \(1 \mathrm{Y}+\mathrm{d}\) ) \\
RES 2,(1Y+d) \\
RES 3,(1Y+d) \\
RES 4, (1Y+d) \\
RES \(5,(1 Y+d)\) \\
RES 6 ,( \(1 Y+d)\) \\
RES 7, (IY + d) \\
SET 0,(IY+d) \\
SET 1,(IY+d) \\
SET 2,(1Y+d) \\
SET \(3,(1 Y+d)\) \\
SET 4, (iY+d) \\
SET 5, (IY+d) \\
SET 6,(IY+d)
SET \(7(1 Y+d)\)
\end{tabular} & & & & \\
\hline
\end{tabular}

Z80-CPU INSTRUCTIONS SORTED BY MNEMONIC
\begin{tabular}{|c|c|c|c|c|c|}
\hline MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL \\
\hline ADC A, (HL) & 8 E & BIT 2,B & CB 50 & CP n & FEXX \\
\hline ADC A, (IX+dis) & DD 8E XX & BIT 2,C & CB 51 & CP E & BB \\
\hline ADC A,(IY+dis) & FD 8E \(x \times\) & BIT 2,D & CB 52 & CP H & BC \\
\hline ADC A,A & 8 F & BIT 2,E & CB 53 & CP L & BD \\
\hline ADC A,B & 88 & BIT 2,H & CB 54 & CPD & ED A9 \\
\hline ADC A,C & 89 & BIT 2,L & CB 55 & CPDR & ED B9 \\
\hline ADC A,D & 8A & BIT 3,(HL) & CB 5E & CPI & ED A1 \\
\hline ADC A,n & CE XX & BIT 3,(IX+dis) & DD CB \(\times \times 5 \mathrm{E}\) & CPIR & ED B1 \\
\hline ADC A,E & 8B & BIT 3,(1Y+dis) & FD CB \(\times \times 5 \mathrm{E}\) & CPL & 2 F \\
\hline ADC A, H & 8C & BIT 3,A & CB 5F & DAA & 27 \\
\hline ADC A,L & 8D & BIT 3, B & CB 58 & DEC (HL) & 35 \\
\hline ADC HL, BC & ED 4A & BIT 3, \({ }^{\text {B }}\) & CB 59 & DEC (IX+dis) & DD \(35 \times \mathrm{x}\) \\
\hline ADC HL, DE & ED 5A & BIT 3, \({ }^{\text {d }}\) & CB 5A & DEC (IY+dis) & FD \(35 \times \times\) \\
\hline ADC HL, HL & ED 6A & BIT 3, E & CB 5B & DEC A & 3 D \\
\hline ADC HL,SP & ED 7A & BIT 3,H & CB 5C & DEC B & 05 \\
\hline ADD A, (HL) & 86 & BIT 3,L & CB 5D & DEC BC & OB \\
\hline ADD A, (IX+dis) & DD \(86 \times x\) & BIT 4, (HL) & CB 66 & DEC C & OD \\
\hline ADD A, ( \(1 Y+\) dis) & FD \(86 \times X\) & BIT 4,(IX+dis) & DD CB \(\times \times 66\) & DEC D & 15 \\
\hline ADD A,A & 87 & BIT 4,(IY+dis) & FD CB \(\times \times 66\) & DEC DE & 1 B \\
\hline ADD A,B & 80 & BIT 4,A & CB 67 & DEC E & 1D \\
\hline ADD A,C & 81 & BIT 4,B & CB 60 & DEC H & 25 \\
\hline ADD A,D & 82 & BIT 4, C & CB 61 & DEC HL & 2B \\
\hline ADD A, \(n\) & C6 XX & BIT 4,D & CB 62 & DEC IX & DD 2B \\
\hline ADD A,E & 83 & BIT 4,E & CB 63 & DEC IY & FD 2B \\
\hline ADD A,H & 84 & BIT 4, H & CB 64 & DEC L & 2D \\
\hline ADD A,L & 85 & BIT 4, L & CB 65 & DEC SP & 3B \\
\hline ADD HL, BC & 09 & BIT 5, (HL) & CB 6E & DI & F3 \\
\hline ADD HL, DE & 19 & BIT 5, (IX+dis) & DD CB \(\times \times 6 \mathrm{E}\) & DJNZ, dis & \(10 \times \mathrm{x}\) \\
\hline ADD HL, HL & 29 & BIT 5,(IY+dis) & FD CB \(\times \times 6 \mathrm{E}\) & EI & FB \\
\hline ADD HL, SP & 39 & BIT 5,A & CB 6F & EX (SP) , HL & E3 \\
\hline ADD IX,BC & DD 09 & BIT 5, B & CB 68 & EX (SP) , IX & DD E3 \\
\hline ADD IX,DE & DD 19 & BIT 5,C & CB 69 & EX (SP), IY & FD E3 \\
\hline ADD IX,IX & DD 29 & BIT 5,D & CB 6A & EX AF, AF' & 08 \\
\hline ADD IX,SP & DD 39 & BIT 5,E & CB 6B & EX DE,HL & EB \\
\hline ADD IY, BC & FD 09 & BIT 5, H & CB 6C & EXX & D9 \\
\hline ADD IY,DE & FD 19 & BIT 5,L & CB 6D & HALT & 76 \\
\hline ADD IY,IY & FD 29 & BIT 6,(HL) & CB 76 & IM 0 & ED 46 \\
\hline ADD IY, SP & FD 39 & BIT 6,(IX+dis) & DD CB \(\times \times 76\) & IM 1 & ED 56 \\
\hline AND (HL)
AND (IX+dis) & A6 A6 \(\times \times\) & BIT 6,(IY+dis) & FD CB \(\times \times 76\) & IM 2 & ED 5E \\
\hline AND ( A + +dis) & DD A6 \(\times X\)
FD A6 \(\times X\) & BIT 6,A & CB 77 & IN A, (C) & ED 78 \\
\hline AND A & A7 \({ }^{\text {F }}\) A6 X & BIT 6,B & CB 70 & IN A,port & DB \(\times \times\) \\
\hline AND B & AO & BIT 6, \({ }^{\text {BIT }}\) & CB 71 & IN B, (C) & ED 40 \\
\hline AND C & A1 & BIT 6, & CB 72 & IN D, (C) & ED 50 \\
\hline AND D & A2 & BIT 6, H & CB 74 & IN E, (C) & ED 58 \\
\hline AND \(n\) & E6 XX & BIT 6,L & CB 75 & IN H, (C) & ED 60 \\
\hline AND E & A3 & BIT 7, (HL) & CB 7E & IN L, (C) & ED 68 \\
\hline AND H & A4 & BIT 7, (IX+dis) & DD CB \(\times \times 7 \mathrm{~F}\) & INC ( HL ) & 34 \\
\hline AND L & A5 & BIT 7,(IY+dis) & FD CB \(\times \times 7 \mathrm{~F}\) & INC (IX+dis) & DD \(34 \times \mathrm{X}\) \\
\hline BIT 0,(IX+dis) & CB 46 & BIT 7,A & CB 7F & INC (IY+dis) & FD \(34 \times X\) \\
\hline BIT 0,(IY+dis) & DD CB \(\times \times 46\)
FD \(\times 46\) & BIT 7,B & CB 78 & INC A & 3 C \\
\hline BIT 0,A & CB 47 & BIT 7, \({ }^{\text {B }}\) & CB 79 & INC BC & 04
03 \\
\hline BIT O,B & CB 40 & BIT 7,E & CB 7B & INC C & 0 C \\
\hline BIT 0,C & CB 41 & BIT 7, H & CB 7C & INC D & 14 \\
\hline BIT O,D & CB 42 & BIT 7,L & CB 7D & INC DE & 13 \\
\hline BIT O,E & CB 43 & CALL ADDR & CD \(\times \times \times \times\) & INC E & 1 C \\
\hline BIT O,H & CB 44 & CALL C,ADDR & DC \(\times \times \times \times\) & INC H & 24 \\
\hline BIT 0,L & CB 45 & CALL M,ADDR & FC \(\times \times \times \times\) & INC HL & 23 \\
\hline BIT 1, (HL) & CB 4E & CALL NC,ADDR & D4 \(\times \times \times \times\) & INC IX & DD 23 \\
\hline BIT 1, (IX+dis) & DD CB \(\times \times 4 \mathrm{E}\) & CALL NZ,ADDR & C4 \(\times \times \times \times\) & INC IY & FD 23 \\
\hline BIT 1, (IY+dis) & FD CB \(\times \times 4 \mathrm{E}\) & CALL P,ADDR & \(\mathrm{F} 4 \times \mathrm{x} \times \mathrm{x}\) & INC L & 2 C \\
\hline BIT 1,B & CB 478 & CALL PE,ADDR & EC \(\times X \times X\) & INC SP & ED AA \\
\hline BIT 1, C & CB 49 & CALL PO,ADDR & E4 \(4 \times \times \times \times \times \mathrm{x}\)
CC & INDR & ED BA \\
\hline BIT 1,D & CB 4A & CCF & 3 F - \({ }^{\text {ch }}\) & INI & ED A2 \\
\hline BIT 1,E & CB 4B & CP (HL) & BE & INIR & ED B2 \\
\hline BIT 1, H & CB 4C & CP (IX+dis) & DD BE \(\times \times\) & JP (HL) & E9 \\
\hline BIT 1,L & CB 4D & CP ( \(1 Y\) +dis) & FD BE \(X X\) & JP (IX) & DD E9 \\
\hline BIT 2,(HL) & CB 56 & CP A & BF & JP (IY) & FD E9 \\
\hline BIT 2,(IX+dis) & DD CB \(\times \times 56\) & CP B & B8 & JP ADDR & C3 \(\times \times \times \times\) \\
\hline BIT 2,(1Y+dis) & FD CB \(\times \times 56\) & CP C & B9 & JP C,ADDR & DA \(\times X \times X\) \\
\hline BIT 2,A & CB 57 & CP D & BA & JP M,ADDR & \(F A X X X X\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL \\
\hline JP NC,ADDR & D2 \(\times \times \times \times\) & LD BC, nn & \(01 \times \times\) XX & LDDR & ED B8 \\
\hline JP NZ,ADDR & C2 \(\times \times \times \mathrm{X}\) & LD C, (HL) & 4E & LDI & ED AO \\
\hline JP P,ADDR & F2 \(\times \times \times \times\) & LD C, (IX+dis) & DD 4E xx & LDIR & ED B0 \\
\hline JP PE,ADDR & EA \(X \times \times X\) & LD C, (IY+dis) & FD 4E XX & NEG & ED 44 \\
\hline JP PO,ADDR & E2 \(\times \times \times \times\) & LD C,A & 4 F & NOP & 00 \\
\hline JP Z,ADDR & CA \(\times \times \times \times\) & LD C, B & 48 & OR (HL) & B6 \\
\hline JR C, dis & \(38 \times \times\) & LD C, C & 49 & OR (IX+dis) & DD B6 \(\times\) X \\
\hline JR dis & \(18 \times \times\) & LD C, D & 4A & OR (IY+dis) & FD B6 \(x x\) \\
\hline JR NC, dis & \(30 \times \times\) & LD C, \(n\) & OE XX & OR A & \\
\hline JR NZ, dis & \(20 \times x\) & LD C,E & 4B & OR B & B0 \\
\hline JR Z , dis & \(28 \times \mathrm{X}\) & LD C, H & 4 C & OR C & B1 \\
\hline LD (ADDR) , A & \(32 \times \times \times \times\) & LD C,L & 4D & OR D & B2 \\
\hline LD(ADDR) , BC & ED \(43 \times \times \times \times\) & LD D, (HL) & 56 & OR \(n\) & F6 XX \\
\hline LD (ADDR) , DE & ED \(53 \times \times \times \times\) & LD D, ( \(1 \times+\mathrm{dis}\) ) & DD \(56 \times \times\) & OR E & B3 \\
\hline LD(ADDR) , HL & ED \(63 \times \times \times \times\) & LD D, ( \(Y\) +dis) & FD \(56 \times \times\) & OR H & B4 \\
\hline LD (ADDR) , HL & \(22 \times \times \times \times\) & LDD,A & 57 & OR L & B5 \\
\hline LD (ADDR) , IX & DD \(22 \times \times \times \times\) & LD D, B & 50 & OTDR & ED BB \\
\hline LD (ADDR), iY & FD \(22 \times \times \times \times\) & LD D, C & 51 & OTIR & ED B3 \\
\hline LD (ADDR) , SP & ED \(73 \times \times \times \times\) & LD D, \({ }^{\text {d }}\) & 52 & OUT (C) , A & ED 79 \\
\hline LD (BC) , A & 02 & LD D, \(n\) & \(16 \times \mathrm{x}\) & OUT (C) , B & ED 41 \\
\hline LD (DE), A & 12 & LD D,E & 53 & OUT (C) , С & ED 49 \\
\hline LD (HLh, A & 77 & LD D,H & 54 & OUT (C) , D & ED 51 \\
\hline LD (HL) , B & 70 & LD D, L & 55 & OUT (C) , E & ED 59 \\
\hline LD (HL), C & 71 & LD DE, (ADDR) & ED 5B \(\times \times \times \times\) & OUT (C) , H & ED 61 \\
\hline LD (HL), D & \(72 \times\) & LD DE,nn & \(11 \times \times \times \times\) & OUT (C), 'L & ED 69 \\
\hline LD (HL) , \(n\) & \(36 \times X\) & LD E, (HL) & 5 E & OUT part,A & D3 port \\
\hline LD (HL) , E & 73 & LD E, (IX+dis) & DD 5E \(\times \times\) & OUTD & ED AB \\
\hline LD (HL), H & 74 & LD E, (IY+dis) & FD 5E XX & OUTI & ED A3 \\
\hline LD (HL), L & 75 & LD E,A & 5 F & POP AF & \\
\hline LD (IX+dis), A & DD \(77 \times \mathrm{x}\) & LD E,B & 58 & POP BC & C1 \\
\hline LD (IX+dis) , \({ }^{\text {L }}\) & DD \(70 \times \mathrm{x}\) & LD E,C & 59 & POP DE & D1 \\
\hline LD (IX+dis), \(C\) & DD \(71 \times \mathrm{x}\) & LD E, D & 5A & POP HL & E1 \\
\hline LD (1X+dis) , D & DD \(72 \times \times \times\) & LD E, \(n\) & \(1 \mathrm{E} \times \times\) & POP IX & DD E1 \\
\hline LD (IX+dis) , \(n\) & DD \(36 \times \times \times \times\) & LD E,E & 5 B & POP IY & FD E1 \\
\hline LD (IX+dis) , E & DD \(73 \times \times\) & LD E, H & 5 C & PUSH AF & F5 \\
\hline LD (IX+dis) , H & DD \(74 \times \times\) & LD E,L & 5D & PUSH BC & C5 \\
\hline LD (IX+dis), L & DD \(75 \times \mathrm{x}\) & LD H, (HL) & 66 & PUSH DE & D5 \\
\hline LD (IY+dis), A & FD \(77 \times x\) & LD H, (IX+dis) & DD \(66 \times \mathrm{x}\) & PUSH HL & E5 \\
\hline LD (IY+dis) , B & FD \(70 \times x\) & LD H, (IY+dis) & FD \(66 \times x\) & PUSH IX & DD E5 \\
\hline LD (IY+dis) , C & FD \(71 \times x\) & LD H,A & 67 & PUSH IY & FD E5 \\
\hline LD (IY+dis) , D & FD \(72 \times x\) & LD H,B & 60 & RES 0, (HL) & CB 86 \\
\hline LD (IY+dis), \(n\) & FD \(36 \times \times \times \times\) & LD H,C & 61 & RES 0, ( \(1 \mathrm{X}+\mathrm{dis}\) ) & DD CB \(\times \times 86\) \\
\hline LD (IY+dis), E & FD \(73 \times \times\) & LD H,D & 62 & RES 0, ( 1 Y +dis) & FD CB \(\times \times 86\) \\
\hline LD (IY+dis) , H & FD \(74 \times x\) & LD H,n & \(26 \times X\) & RES 0,A & CB 87 \\
\hline LD (IY+dis), L & FD \(75 \times \times\) & LD H,E & 63 & RES 0,B & CB 80 \\
\hline LD A, (ADDR) & \(3 \mathrm{~A} \times \times \times \mathrm{X}\) & LD H,H & 64 & RES O,C & CB 81 \\
\hline LD A, (BC) & OA & LD H, L & 65 & RES O,D & CB 82 \\
\hline LD A, (DE) & 1 A & LD HL, (ADDR) & ED 6B \(\times \times \times \mathrm{X}\) & RES 0,E & CB 83 \\
\hline LD A, (HL) & 7 E & LD HL, (ADDR) & \(2 \mathrm{~A} \times \times \times \mathrm{X}\) & RES 0,H & CB 84 \\
\hline LD A, (IX+dis) & DD 7E XX & LD HL, nn & \(21 \times \times \times\) & RES 0,L & CB 85 \\
\hline LD A, (IY+dis) & FD 7E XX & LD I,A & ED 47 & RES 1, (HL) & CB 8E \\
\hline LD A,A & 7 F & LD IX, (ADDR) & DD \(24 \times X \times X\) & RES 1, (IX+dis) & DD CB \(\times \times 8 \mathrm{E}\) \\
\hline LD A,B & 78 & LD IX, nn & DD \(21 \times \times \times \mathrm{X}\) & RES 1, ( \(1 Y\) +dis) & FD CB \(\times \times 8 \mathrm{E}\) \\
\hline LD A, C & 79 & LD IY (ADDR) & FD \(2 A \times X \times X\) & RES 1,A & CB 8F \\
\hline LD A, D & 7A & LD IY,nn & FD \(21 \times \times \times \times\) & RES 1,B & CB 88 \\
\hline LD A,n & \(3 \mathrm{E} \times \mathrm{X}\) & LD L,A & 6 F & RES 1,C & CB 89 \\
\hline LD A,E & 7 7 & LD L, B & 68 & RES 1,D & CB 8A \\
\hline LD A,H & 7 C & LD L, C & 69 & RES 1, E & CB 8B \\
\hline LD A, I & ED 57 & LD L, D & 6A & RES 1, H & CB 8C \\
\hline LD A, L & 7D 5 F & LD L, n & 2E XX & RES 1,L & CB 8D \\
\hline LD A,R
LD B \({ }^{(H L)}\) & ED 46 & LD L,E & 6B & RES 2, (HL) & CB 96 \\
\hline LD B, (IX+dis) & DD \(46 \times \times\) & LD L, (HL) & 6E \(6 \times \times\) & RES 2, ( \(1 \mathrm{X}+\mathrm{dis}\) ) & DD CB \(\times \times 96\) \\
\hline LD B, (IY+dis) & DD \(46 \times \times\)
FD \(46 \times \mathrm{x}\) & LD L, (IX+dis) & DD 6E \(\times \times\) & RES 2, ( \(1 Y+\) dis) & FD CB \(\times \times 96\) \\
\hline LD B,A & FD \(46 \times X\) & LD L, (IY+dis)
LD L,H & FD 6E XX & RES 2,A & CB 97 \\
\hline LD B, B & 40 & LD L,L & 6D & RES 2,B & CB 91 \\
\hline LD B,C & 41 & LD R,A & ED 4F & RES 2, \({ }^{\text {R }}\) & CB 92 \\
\hline LD B,D & \(42 \times 1\) & LD SP, (ADDR) & ED \(7 B \times \times \times \times\) & RES 2,E & CB 93 \\
\hline LD B, \(n\) & \(06 \times \times\) & LD SP,nn & \(31 \times \times \times \times\) & RES 2, H & CB 94 \\
\hline LD B,E & 43 & LD SP, HL & F9 & RES 2, & CB 95 \\
\hline LD B,H & 44 & LD SP,IX & DD F9 & RES 3, (HL) & CB 9E \\
\hline LD B,L & 45 & LD SP, IY & FD F9 & RES 3, ( \(X\) +dis) & DD CB \(\times \times 9 \mathrm{~F}\) \\
\hline LD BC, (ADDR) & ED 4B \(\times \times \times \times\) & LDD & ED A8 & RES 3, (IY+dis) RES 3,A & \[
\begin{aligned}
& \text { FD CB } X \times 9 E \\
& \text { CB } 9 F
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL & MNEMONIC & HEXADECIMAL \\
\hline RES 3,B & CB 98 & RLC C & CB 01 & SET 1,L & CB CD \\
\hline RES 3,C & CB 99 & RLC D & CB 02 & SET 2, (HL) & CB D6 \\
\hline RES 3,D & CB 9A & RLC E & CB 03 & SET 2, (IX + dis) & DD CB \(\times \times\) D6 \\
\hline RES 3,E & CB 9B & RLCH & CB 04 & SET 2, (1Y+dis) & FD CB \(\times \times\) D6 \\
\hline RES 3, H & CB 9C & RLC L & CB 05 & SET 2,A & CB D7 \\
\hline RES 3,L & CB 9D & RLCA & 07 & SET 2,B & CB DO \\
\hline RES 4, (HL) & CB A6 & RLD & ED 6F & SET 2,C & CB D1 \\
\hline RES 4, (IX+dis) & DD CB \(\times \times\) A6 & RR (HL) & CB 1E & SET 2,D & CB D2 \\
\hline RES 4, (1Y+dis) & FD CB \(\times \times\) A6 & RR ( \(1 \mathrm{X}+\mathrm{dis}\) ) & DD CB \(\times \times 1 \mathrm{E}\) & SET 2,E & CB D3 \\
\hline RES 4,A & CB A7 & RR ( \(1 Y\) +dis) & FD CB \(\times \times 1 \mathrm{E}\) & SET 2, H & CB D4 \\
\hline RES 4,B & CB AO & RR A & CB 1 F & SET 2,L & CB D5 \\
\hline RES 4,C & CB A1 & RR B & CB 18 & SET 3, (HL) & CB DE \\
\hline RES 4,D & CB A2 & RR C & CB 19 & SET 3, (IX+dis) & DD CB \(\times \times\) DE \\
\hline RES 4,E & CB A3 & RR D & CB 1 A & SET 3, ( \(\mathrm{Y}+\mathrm{dis}\) ) & FD CB \(\times \times\) DE \\
\hline RES 4, H & CB A4 & RR E & CB 1B & SET 3,A & CB DF \\
\hline RES 4,L & CB A5 & RR H & CB 1C & SET 3,B & CB D8 \\
\hline RES 5 (HL) & CB AE & RR L & CB 1D & SET 3, C & CB D9 \\
\hline RES 5, (IX+dis) & DD CB \(\times \times\) AE & RRA & 1 F & SET 3, \({ }^{\text {d }}\) & CB DA \\
\hline RES 5, (1Y+dis) & FD CB \(\times \times\) AE & RRC (HL) & CB OE & SET 3,E & CB DB \\
\hline RES 5,A & CB AF & RRC (IX+dis) & DD CB \(\times \times\) OE & SET 3, H & CB DC \\
\hline RES 5, B & CB A8 & RRC (IY+dis) & FD CB \(\times \times\) OE & SET 3,L & CB DD \\
\hline RES 5,C & CB A9 & RRC A & CB OF & SET 4, (HL) & CBE6 \\
\hline RES 5, \({ }^{\text {d }}\) & CB AA & RRC B & CB 08 & SET 4, (IX+dis) & DD CB \(\times \times\) E6 \\
\hline RES 5,E & CB AB & RRC C & CB 09 & SET 4, (1Y+dis) & FD CB \(\times \times\) E6 \\
\hline RES 5, H & CB AC & RRC D & CB OA & SET 4,A & CB E7 \\
\hline RES 5,L & CB AD & RRC E & CH OB & SET 4,B & CB EO \\
\hline RES 6, (HL) & CB B6 & RRC H & CB OC & SET 4, C & CB E1 \\
\hline RES 6, (IX+dis) & DD CB \(\times \times\) B6 & RRC L & CB OD & SET 4, & CB E2 \\
\hline RES 6, ( 1 + +dis) & FD CB \(\times \times\) B6 & RRCA & OF & SET 4, E & CB E3 \\
\hline RES 6,A & CB B7 & RRD & ED 67 & SET 4, H & CB E4 \\
\hline RES 6,B & CB BO & RST 00 & C7 & SET 4,L & CB E5 \\
\hline RES 6,C & CB B1 & RST 08 & CF & SET 5, (HL) & CBEE \\
\hline RES 6, \({ }^{\text {d }}\) & CB B2 & RST 10 & D7 & SET 5, (IX+dis) & DD CB \(\times \times\) EE \\
\hline RES 6,E & CB B3 & RST 18 & DF & SET 5, (1Y+dis) & FD CB \(\times \times\) EE \\
\hline RES 6,H & CB B4 & RST 20 & E7 & SET 5,A & CB EF \\
\hline RES 6,L & CB B5 & RST 28 & EF & SET 5,B & CB E8 \\
\hline RES 7, (HL) & CB BE & RST 30 & F7 & SET 5,C & CB E9 \\
\hline RES 7, (IX+dis) & DD CB \(\times \times \mathrm{BE}\) & RST 38 & FF & SET 5,D & CB EA \\
\hline RES 7, (IY +dis) & FD CB \(\times \times \mathrm{BE}\) & SBC A, (HL) & 9E & SET 5, E & CB EB \\
\hline RES 7,A & CB BF & SBC \(A,(1 X+\) dis) & DD 9E \(\times\) X & SET 5, H & CB EC \\
\hline RES 7,B & CB B8 & SBC A, (IY+dis) & FD 9E XX & SET 5,L & CB ED \\
\hline RES 7,C & CB B9 & SBC A,A & 9 F & SET 6, (HL) & CB F6 \\
\hline RES 7,D & CB BA & SBC A, B & 98 & SET 6, (IX+dis) & DD CB \(\times \times\) F6 \\
\hline RES 7,E & CB BB & SBC A, C & 99 & SET 6, ( \(1 \mathrm{Y}+\) dis) & FD CB \(\times \times\) F6 \\
\hline RES 7, H & CB BC & SBC A, D & 9 A & SET 6,A & CB F7 \\
\hline RES 7,L & CB BD & SBC A, & DE \(\times \times\) & SET 6,B & CB FO \\
\hline RET & C9 & SBC A,E & 98 & SET 6, \({ }^{\text {c }}\) & CB F1 \\
\hline RET C & D8 & SBC A, H & 9 C & SET 6,D & CB F2 \\
\hline RET M & F8 & SBC A,L & 9 D & SET 6,E & CB F3 \\
\hline RET NC & D0 & SBC HL,BC & ED 42 & SET 6,H & CB F4 \\
\hline RET NZ & C0 & SBC HL, DE & ED 52 & SET 6,L & CB F5 \\
\hline RET P & F0 & SBC HL, HL & ED 62 & SET 7, (HL) & CB FE \\
\hline RET PE & E8 & SBC HL,SP & ED 72 & SET 7, (IX+dis) & DD CB \(\times \times \mathrm{FE}\) \\
\hline RET PO & E0 & SCF & 37 & SET 7, (IY+dis) & FD CB \(\times \times\) FE \\
\hline RET Z & C8 & SET 0, (HL) & CB C6 & SET 7,A & CB FF \\
\hline RETI & ED 4D & SET 0, (1X+dis) & DD CB \(\times \times\) C6 & SET 7, B & CB F8 \\
\hline RETN & ED 45 & SET 0, (1Y +dis) & FD CB \(\times \times\) C6 & SET 7, C & CB F9 \\
\hline RL (HL) & CB 16 & SET O,A & CB C7 & SET 7,D & CB FA \\
\hline RL (IX+dis) & DD CB \(\times \times 16\) & SET O,B & CB CO & SET 7,E & CB FB \\
\hline RL (IY+dis) & FD CB \(\times \times 16\) & SET O,C & CB C1 & SET 7, H & CB FC \\
\hline RLA & CB 17 & SET O,D & CB C2 & SET 7,L & CB FD \\
\hline RL B & CB 10 & SET O,E & CB C3 & SLA (HL) & CB 26 \\
\hline RLC & CB 11 & SET O,H & CB C4 & SLA (IX+dis) & DD CB \(\times \times 26\) \\
\hline RL D & CB 12 & SET O,L & CB C5 & SLA (IY+dis) & FD CB \(\times \times 26\) \\
\hline RLE & CB 13 & SET 1, (HL) & CB CE & SLA A & CB 27 \\
\hline RL H & CB 14 & SET 1, (1X+dis) & DD CB \(\times \times\) CE & SLA B & CB 20 \\
\hline RLL & CB 15 & SET 1, ( 1 + +dis) & FD CB \(\times \times\) CE & SLA C & CB 21 \\
\hline RLA & 17 & SET 1,A & CB CF & SLA D & CB 22 \\
\hline RLC (HL) & CB 06 & SET 1,B & CB C8 & SLA E & CB 23 \\
\hline RLC (IX+dis) & DD CB \(\times \times 06\) & SET 1,C & CB C9 & SLA H & CB 24 \\
\hline RLC (IY+dis) & FD CB \(\times \times 06\) & SET 1,D & CB CA & SLA L & CB 25 \\
\hline RLC A & CB 07 & SET 1,E & CB CB & SRA (HL) & CB 2E \\
\hline RLC B & CB 00 & SET 1, H & CB CC & SRA (IX+dis) & DD CB \(\times \times 2 \mathrm{E}\) \\
\hline
\end{tabular}


\title{
ANNOUNCING The BEST Books
}
 if you are serious about programming the Spectrum．Only \(£ 7.95\)

Dr．Ian Logan is the acknowledged leading authority on Sinclair computers． In this book，he gives a complete overview of the way the Spectrum operates，both for BASIC and machine language programming．A special section on the ROM operating system will give you insight into this computer as well as provide you with information on how to use many of the routines present in the ROM．This book is a must

users．


his title speaks for itself，it＇s everything you need to understand about Spectrum Machine Language when you＇re just starting off．A must for all new Spectrum owners．Only £6 95

After leading the way in Sinclair \(\mathbf{Z X 8 1}\) software，we＇ve produced the highest quality，most exciting Spectrum software available．From the three excellent books depicted above to fast－action games on cassette， we＇re providing the best choice in Sinclair Spectrum software today．
Whether it＇s for your new Spectrum or \(\mathbf{Z} \times 81\) Melbourne House has books and programs perfectly suited to your needs．

Send for your Spectrum or ZX81 catalogue today．

Cassette of all
programs from
Spectrum Machine
Language book
is available from
Melbourne House．
U．S．A．：Melbourne House Software Inc．， 347 Reedwood Drive，Nashville TN 37217.

U．K．Melbourne House（Publishers）Ltd．， Glebe Cottage，Glebe House，Station Road， Cheddington，Leighton Buzzard，BEDS LU7 7NA
Australia \＆New Zealand：
Melbourne House（Australia）Pty Ltd，
Suite \(4 / 75\) Palmerston Crescent，
Sth．Melbourne 3205.

\section*{INDEX}

A
Absolute address . . . . . . . . . . . . . . . . . 36, 37 47
Absolute jump . . . . . . . . . . . . . . . . . . . . . . 101
Accumulator .......................... 34, 135
ADD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68, 69
Add with carry . . . . . . . . . . . ................ 96
adding . . . . . . . . . . . . . . . . . . . . 12, 15, 31, 126
Addresses . ... 30, 45-47, 54, 69, 83, 106, 135
Alphanumeric ......................... 24, 28 28
Alternate register . . . . . . . . . . . . . . . . . . . 35, 36 36
AND . . . . . . . . . . . . . . . . . . . . . . 75, 76, 78, 136
Arithmetic calculations . .................. 7, 58
Arithmetic logic unit .......................... 31
Arithmetic operations .........62,68, 95, 126
Array
106
ASCII ........................................ 28
Assembly language . ................. 8, 9, 60
Attribute file . . . . . . . . . . . . . . 57, 65, 132, 142

B
BASIC . . . . ........... 5-8, 10, 13, 23, 39, 130
BEEP . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144
Binary . . . . . . . . . . . . . . . . . . . . . . . . . 18, 24, 25
Binary coded decimal . . .......... 62, 63, 126
Bit set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Bits ................ 19-21, 23, 24, 32, 34, 75
Block . . . . . . . . . . . . . . . . . . . . . . 109, 123, 134
Boolean operators . . . . . . . ............ 75, 77
BORCR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
BUSRQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Byte ...................... 24, 29, 34, 45, 135

C
Calculations ......................... 11, 14, 15
Calculator . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
CALL .......................................... . . 106
Carry . . . . . . . . . . . . . . . . . . . . . . . 70, 119, 126
Carry arithmetic ........................... 97
Carry flag ....60,63, 70, 77, 96, 99, 105, 106
Cassette . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Characters . .............................. . 24, 28
Character position ......................... 142
Checksum ............................ . 162-163
Clockspeed . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
COBOL ............................................ 6
Coding 131, 132
Colours
57, 124, 144
Compare .................................... . 72
Conditional jump ........................... . 61
Control unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
CP ........................................ . 72
CPD .................................... . . . 110
CPDR ........................................ . 110
CPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
CPIR
110
CPU
\(5,11-15,30\)
D
DAA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Debug . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
DEC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Decimal ................... 18-20, 22, 23, 70126
Decrease ............................... 66, 67
Delay loop . ................................. . 104
DI ....................................... . . 124, 127
Displacement . . . . . . . . . . . . . . . . . . . . . . 47, 54
Division ...................................... . . 121
DJNZ ....................................... . 104
Dump ........................................ . . 56

E
EBCDIC ................................ . 28
Electrical signals . . . . . . . . . . . . . . . . . . . . 5, 5, 6
EI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124, 127
Ex .......................................... . . . . 115
Exchange register . . . . . . . . . . . . . . . 36, 115
External addressing . . . . . . . . . . . . . . 52, 80, 81
Execution ................................ 6, 10

F
Firmware ................................. 10
Flags . ..................32, 58, 66, 72, 96, 99
Flag register . . . . . . . . . . . . . . . . . . . . . . 34, 38 58
Freeway frog . . . . . . . . . . . . . . . . . . . . 161-163
Frequency ............................ . 125, 144
H
Half carry flag ..............62,63,66, 77, 126
HALT ........................................... . . 10
Hardware .................................. 34
Hexadecimal . . . . . . . . . . . . . . . . . . . 19-23, 70
HEXLOAD . . . . . . . . . . . . . . . . . . . . . . 155-160
High level language ..................... 130
High order byte ............................ 140
\begin{tabular}{l} 
Highest bit \\
HL register......................................................\(~\) \\
\hline
\end{tabular}
I
Immediate addressing . . . . . . . . . . . . . . 44, 79
Immediate extended
addressing ...................... 55, 79, 81
Immediate indexed addressing . . . . . . . . . . 55
INC ........................................ 8, 64
Increase ................................ 64, 67 67
Index registers . . . . . . . . . . . . . . . . . . . . . 79, 97
Indexed addressing . . . . . . . . . . . . . . . . . . . . 47
Indicator ...................................... 58
Ink ............................................ . . . . 57
Instruction register . . . . . . . . . . . . . . . . . . . . . 31
Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Instructions ................................ 10, 58
INT ........................................ . . . 127
Integer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25, 29
Interrupt ............................... 14, 127 127
Interrupt vector register .................... . . 37
\(J\)
JP . . . . . . . . . . . . . . . . . . . . . . . . . . . 61, 63, 99
Jumps . . .................................. . 99, 102
K
Keyboard ........................... 5, 122, 135

L
Labels ....................................... . . 131
LD . . . . . ..................... 43, 70, 86, 111
Logical operators .................... 75, 117
Logical operations . . . . . . . . . . . . . . . . . . 62,63
Loops . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Loudspeaker ........................... 125, 144
Low byte . . . . . . . . . . . . . . . . . . . . . . . . . . . 85, 89
Low order . . . . . . . . . . . . . . . . . . . . . . 136, 140
M
Matrix .................................... 135
Megahertz . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Memory \(\ldots . . .6,10,14,17,29,86,87,144\)
Mnemonics ...................... 8, 9, 13, 43
Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55, 79

N
\begin{tabular}{|c|c|}
\hline Nanosecond & 52 \\
\hline Negative numbers & 25,29 \\
\hline NMI & 127 \\
\hline Numbers & 8, 24 \\
\hline
\end{tabular}

Numbers .................................... 8, 24

\section*{0}

Operands ................................... 71
Operating system . . . . . . . . . . . 5-7, 39, 41, 135
OR \(75,76,78\)
Overflow

\section*{P}

PAPER . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Parity/overflow ...62,63,66, 77, 97, 105, 106
PEEK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Pins ....................................... 6, 60
Pointer . . . . . . . . . . . . . . . .......... 46, 47, 79
POP .............. 14, 15, 17, 37, 81, 91, 98
Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135, 144
Processor ...................................... . 30
Program counter ...........31, 100, 101, 127
PUSH ..............14, 15, 17, 37, 81, 91, 98

\section*{R}

R register .................................... . . 37
RAM ........................................ 31
Random number . . . . . . . . . . . . . . . . . . . . . . 37
Registers . . . . . . . . . . . . 12, 17, 32, 54, 69, 83
Register addressing ....... 45, 48, 51, 80, 81
Register indirect addressing ....... 46, 54, 80
Relative jump ............................. . . 101
Relocatable . ................................. . . 47
RET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98, 106
RETI ......................................... . . 127
RLA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
RLCA ......................................... . . . 120
ROM . . . . . . . . . . . . 7, 10, 31, 39, 124, 128, 135
Rotate ........................................ 119
RST . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

\section*{S}

SBC .......................................... 77
Shift . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Sign flag . .......59,63,66, 77, 97, 105, 106
Signed integer . . . . . . . . . . . . . . . . . . . . . . 25, 29
Silicon chip . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Sound . . . . . . . . . . . . . . . . . . . . . . 124, 125, 144
SUB71

SUBC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Subroutines ........................... 106, 131
Subtracting . . . . . . . . . . . . . . . . 12, 15, 31, 126
Subtraction flag (negate) .......62,63, 66, 77
SRA
Stack
\(14,15,17,91,127\)
Stack pointer ................... 36, 92, 96, 97
STKEND
36, 92, 96, 97
Syntax . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
T
Top down .................................. . 130
Translation . . . ............................... . . 79
Two's complement . . . . . . . ............. 27, 29
U
ULA . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124, 144
User register .........................31, 32, 38
USR
\(39,41,56,88,93,98\)
V
Variable ........................... . 8, 13, 14, 55
Video screen ................................ 138

W
WAIT

\section*{X}

XOR
\(75,76,78\)

\section*{Z}

Zero flag ..58, 59, 63, 66, 77, 97, 99, 105, 106
Zero page . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Z80A, Z80 ............................... . 5, 6, 30

\title{
SPECTRUM \\ MACHINE LANGUAGE FOR THE ABSOLUTE BEGINNER
}
```

Please fill out this page and return it promptly in order
that we may keep you informed of new software and special
offers that arise. Simply cut along the dotted line and
return it to the correct address selected from those
overleaf.
Where did you learn of this product?

```
```

        Magazine. If so, which one?
    ```
```

        Through a friend
    ```
```

        Saw it in a Retail Store
    ```
```

        Other. Please specify
    Which Magazines do you purchase?
Regularly:
Occassionally:
What Age are you?

```

We are continually writing new material and would appreciate
receiving your comments on our product.
How would you rate this book?ExcellentValue for moneyGood
PoorPriced rightOverpriced

Please tell us what software you would like to see produced for your computer.
\(\qquad\)
\(\qquad\)

Name

Address
\[
\begin{aligned}
& \text { REGIS T R A T I ON } \\
& \text { C A R D }
\end{aligned}
\]
PUT THIS IN A STAMPED ENVELOPE AND SEND TO:
In the United States of America return page to:
Melbourne House Software Inc., 347 Reedwood Drive,
Nashville TN 37217.
Melbourne House (Publishers) Ltd., Melbourne House, Church Yard,
Tring, Hertfordshire, HP23 5LU
In Australia \& New Zealand return page to:
Melbourne House (Australia) Pty. Ltd., Suite 4, 75 Palmerston Crescent,
South Melbourne, Victoria, 3205.
'Your best course is to work through a book such as William Tang's Spectrum Machine Language For The Absolute Beginner.
'This book is one of the best I have seen on the subject - for once the title is right on the nose! I can recommend this to anyone just getting interested.' - Popular Computing Weekly.
If you are are frustrated by the limitations of BASIC and want to write faster, more powerful, space-saving programs or subroutines, then Spectrum Machine Language For The Absolute Beginner is the book for you.
Even with no previous experience of computer languages, you will be able to discover the ease and power of the Spectrum's own language. Each chapter includes specific examples of machine language applications which can be demonstrated and used on your Spectrum, as well as a self-test questionnaire.
At the end of the book, all this is brought together into an entire machine language program - from design right through to the complete listing of an exciting, original arcade game.

\author{
Melbourne House Publishers
}

ISBN ロ-8
```

